• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 18 subscribers
  • Views 308 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

CD14538B: Power on reset function

CD14538B: Behavior of Q pin on power on

Kuramochi Tadahiko
Guru 28715 points
Part Number: CD14538B

Hi,

When power on(VDD exceeds operational voltage, 3V), does Q pin output Low if input pulse is not inputted and RESET pin is High(not reset condition)? 

(VDD exceeds oprational voltage, 3V)

My customer seems to be afraid of unstable Q pin output when power on.

Best Regards,

Kuramochi

  • 0
    TI__Genius 16735 points

    Hi Kuramochi,

    The RESET pin is provided to avoid an unstable Q pin when power is turned on. You need to use the reset pin to avoid unknown condition on the output Q when the device is being powered on.

    Thanks!

    -Karan