Hi,
When power on(VDD exceeds operational voltage, 3V), does Q pin output Low if input pulse is not inputted and RESET pin is High(not reset condition)?
(VDD exceeds oprational voltage, 3V)
My customer seems to be afraid of unstable Q pin output when power on.
Best Regards,
Kuramochi