Other Parts Discussed in Thread: SN74HCS09
Hi,
I am designing this circuit that generate a pulse when the output of AND is low (I add a picure). I am wondering if a problem could be putting a RC slow ramp at input of buffer, because in datasheet there is a data “Input transition rise or fall rate MAX 5ns/V @ 5V”.
Thanks in advance and best regards.