TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Logic

Logic

Logic forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How does a monostable multivibrator (one shot) work?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Monostable Multivibrators >> Current FAQ The above functional block diagram shows generally how a monostable multivibrator (MMV, or one-shot) works. Not all of them have every part shown, but this is the most common…
    • over 5 years ago
    • Logic
    • Logic forum
  • [FAQ] What's the difference between TTL and 5V CMOS logic?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ It's very common for people to refer to "TTL logic" and to actually mean "5V logic" -- but how are they different? The key difference is in the input and output voltages. This graphic…
    • over 5 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the difference in timing between gates in the same device? How much skew is expected within a given logic device? What is the part-to-part skew?

    Karan Kotadia
    Karan Kotadia
    FAQ: Logic and Voltage Translation > Timing Parameters >> Current FAQ The difference in delay between the individual channels on an individual part is referred to as channel-to-channel skew or output skew. This is typically not covered as a datasheet…
    • over 5 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the difference between the SN74HCxx and the SN74HCxxA?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN7400 , SN74LS00 FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ The High-speed CMOS (HC) logic family was created as a direct replacement for older bipolar junction transistor based transistor…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What method is best used for estimating specification values between those given in the datasheet?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ The most common example of this question comes from the fact that Standard Logic devices are specified at 1.65V, 3V, and 4.5V, however most engineers use our devices at 1.8V, 3.3V…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] When will TI End of Life (EOL) or Obsolete a certain logic device?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Quality and Manufacturing >> Current FAQ TI's General Quality Guideline (page 7) describes our official policy on obsoleting a device. This policy is summarized below. TI's Product withdrawal/discontinuance process…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What are the power sequencing requirements for the translation device?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ Some of the TI translators have requirements during normal operation mode to have Vcca <= Vccb ( TXS/ TXB01xx) or Vrefb>= VrefA+0.8V(LSF). However, the TI translation devices do…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the difference between IOFF and VCC isolation? What are the conditions to guarantee it?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ The I OFF specification guarantees the I/O ports are in high impedance whenever either one of the power supply is at pulled to ground (0V) or close to gnd(<100mV as specified for the…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What should be done with unused I/O pins of the level translator devices?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ For the TXB family, unused I/O ports are recommended to be tied to GND through a weak pulldown resistors (>=100kohm). For TXS devices, the internal 10kohm pull-ups resistors will…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] Why is there no PSpice model for a Monostable Multivibrator device?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74LVC1G123 FAQ: Logic and Voltage Translation > Monostable Multivibrators >> Current FAQ To make a long post short: MMVs cannot be directly simulated by PSpice because of their direct dependence on external components…
    • over 6 years ago
    • Logic
    • Logic forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN74AXC4T774: AEC qualified 0 Locked

    276 views
    3 replies
    Latest over 5 years ago
    by Dylan Hubbard
  • Answered

    LSF0108: VIK, IIH, Icc 0 Locked

    609 views
    3 replies
    Latest over 5 years ago
    by Clemens Ladisch
  • Suggested Answer

    SN74AUC16244: Thermal resistance information needed 0 Locked

    407 views
    4 replies
    Latest over 5 years ago
    by Karan Kotadia
  • Answered

    SN54HC02-SP: Single Event Latch-up Value 0 Locked

    398 views
    1 reply
    Latest over 5 years ago
    by Wade Vonbergen
  • Suggested Answer

    SN74LVC1G126: Reliability for SN74LVC1G126 in case of inputting high frequency clock 0 Locked

    258 views
    1 reply
    Latest over 5 years ago
    by Clemens Ladisch
  • Answered

    SN74LVC00A: 1.8V threshold NAND recommendation 0 Locked

    649 views
    3 replies
    Latest over 5 years ago
    by Clemens Ladisch
  • Suggested Answer

    SN54ACT04-SP: Thermal resistance -Theta JA -5962-8973401VDA 0 Locked

    447 views
    4 replies
    Latest over 5 years ago
    by Wade Vonbergen
  • Answered

    SN74HC595: SN74HC595 0 Locked

    548 views
    3 replies
    Latest over 5 years ago
    by Clemens Ladisch
  • Suggested Answer

    SN74AUP1T157: Effect on output pin when changing Select pin High or Low SN74AUP1T157 0 Locked

    357 views
    1 reply
    Latest over 5 years ago
    by Dylan Hubbard
  • Suggested Answer

    SN74LVC1G123: about output pulse length 0 Locked

    306 views
    1 reply
    Latest over 5 years ago
    by Dylan Hubbard
  • Answered

    SN54AC244: SN54AC244 : what is different between SN54 and SNJ54? 0 Locked

    1347 views
    2 replies
    Latest over 5 years ago
    by Wade Vonbergen
  • Answered

    SN74LVC2G74: CUR / CURE4 / CURG4 difference ? 0 Locked

    237 views
    1 reply
    Latest over 5 years ago
    by Clemens Ladisch
  • Answered

    SN74LV594A: Do we TI have solution to replace NPIC6C596APW? 0 Locked

    427 views
    4 replies
    Latest over 5 years ago
    by Charles-Chen
  • Suggested Answer

    SN74LVC1T45: Typical Rise Time at Output 0 Locked

    499 views
    1 reply
    Latest over 5 years ago
    by Clemens Ladisch
  • Suggested Answer

    SN74LVC1G374: Issue with HSPICE Symbol 0 Locked

    434 views
    1 reply
    Latest over 5 years ago
    by Karan Kotadia
  • Answered

    SN74AHC08: Will there have abnormal leakage current in this kind of condition 0 Locked

    273 views
    1 reply
    Latest over 5 years ago
    by Clemens Ladisch
  • Answered

    Level translator for WAKE LAN pin with OBFF 0 Locked

    603 views
    5 replies
    Latest over 5 years ago
    by Clemens Ladisch
  • Not Answered

    LMC567: Removing C2 0 Locked

    293 views
    1 reply
    Latest over 5 years ago
    by Sam(MPAA) Zhang
  • Answered

    CD4514B: Connecting capacitive load on both side of the DEMUX output 0 Locked

    1168 views
    1 reply
    Latest over 5 years ago
    by Karan Kotadia
  • Suggested Answer

    SN74LVC16T245: TO NOTIFY THE DATE CODE OF THE IC AS PER IMAGE . 0 Locked

    644 views
    6 replies
    Latest over 5 years ago
    by Karan Kotadia
<>