Due to the U.S. Thanksgiving holiday, please expect delayed responses during the week of 11/22.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: internal pull device vs. external leakage

Part Number: TMS570LC4357

Hello everyone!

For the internal pullups, the TMS570LC4357 datasheet specifies a current between 5uA and 40uA for VI=VSS. This specification is good to calculate the voltage drop across an external pulldown, pulling the voltage to Low level. Example: For an external 10kOhm pulldown, the voltage drop would be below 0.4V.

The question is now, how to calculate the voltage level, when there is no external pull device, but a CMOS input is connected with a known max. leakage current. In the TMS570LC4357 datasheet, there is no pullup current specification for VI=VIH_min. --> Is the internal 5uA pullup strong enough to pull the line to High level when there is an external leakage current of e.g. 3uA?

In case the internal pullup has to be considered as a constant resistance of 3.3V/5uA=660kOhm max., the resulting voltage level would be 3.3V - 660kOhm*3uA = 1.32V. --> invalid High level

In case the internal pullup can be considered as a constant current source of 5uA up to VI=VIH_min (and maybe as a constant resistance above VI=VIH_min), a leakage current of up to 5uA would generate a valid High level.

Which calculation model has to be applied for the internal pullup?

Is it admissible to apply the datasheet specification of the pullup/down current to VI=VIH_min for pullup and to VI=VIL_max for pulldown?

Best regards,


  • Hi Matthias,

    Nice questions. I will check the datasheet and come back to you.

  • The internal pulls are primarily provided to hold a unconnected package terminal to a valid logic state. If you add an external pullup or pulldown resistor to a pin, the pull type should be consistent with the internal pull type. Otherwise the logic state is not guaranteed.

  • Hi QJ Wang,

    thank you for the answer. Unfortunately, this answer does not really help me. Do you think, that an external pull device has to be added whenever a (low leakage) input is connected to a µC pin? A valid logic state is desired also during reset and SW initialization, before the output buffer is enabled. Usually the internal pull devices should work for this purpose.