- Ask a related questionWhat is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
Hi,
In the AM243-LP schematic, OSPI0_CSN1(M20) is configured to GPIO0_12 (GPIO_OSPI0_RESET_N).
The GPIO0_12 connect to AND gate to control QSPI_RST_N, but we can’t find this GPIO setting in sysconfig of firmware project.
Regards
Andre
Hi Andre,
Which scenario may use this GPIO to control QSPI Reset?
the signal is pulled high by default. Like you mentioned, this signal is connected to an AND gate in the following way in our LP:
From the above, you can conclude that the QSPI_RST_N signal will be low when either of the two inputs (GPIO_OSPI0_RESET_N and MCU_RESETSTATz) go low, asserting the RESET# on the flash. The GPIO is just a way of providing software control for the reset signal going to the flash, since at any point you can set it low in software to assert the reset.
Can we move this GPIO feature to other pin?
Yes, any GPIO can serve the same purpose if you set them as a high output.
Best,
Daniel
