This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
We have the following boot flow implemented:
1) Initial power-on, run LBIST / STC, (TRM 10.9.1) which triggers reset..
2) Check LBIST / STC success status, if OK then run interconnect self-test (TRM 4.3.4), which triggers reset..
3) Check interconnect self-test status, if OK then run application.
Problem: Sometimes the interconnect self-test fails in an unexpected way. It seems to only happen when we run LBIST first as in the sequence above (e.g., we cannot see any issue if we skip LBIST) and it seems to happen more frequently (or only on) some chip samples and not others.
When the issue occurs, at step (3) we see ESMSR3.12 set ("CPU Interconnect Subsystem - Diagnostic Error") but SDC_STATUS and all SDC_ERR regs are 0.
Any suggestion on this? Is there some undocumented dependency between these two self-tests (e.g., do any of the STC registers affect the interconnect self-test in any way)?