Team,
Looking to develop a periodic RAM test for IEC60335-1 Class B. I have DMA running in the background, eg continuous ADC transfer to RAM buffer. I plan to run the RAM test inf a critical section (all interrupts disabled).
Do i have to take into account background DMA processing that might already be in operation, and if so, is there any information regarding this you would be able to point me at?
Thanks.