• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 30 subscribers
  • Views 290 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: MPU region configuration for CS2 area

Mathieu Quenpt
Prodigy 210 points
Part Number: TMS570LC4357

Hi!

Which type in the MPU region shall be configured if an ansynchronous SRAM is connected to CS2? Device, strongly ordered or normal?

Thanks in advance for your answer!

Mathieu 

  • 0
    Prodigy 210 points

    I have configured the IOMM for CS2, the CE2CFG in EMIF and CLK2CNTRL to divide the HCLK per four. I am performing with a debugger an access to the asynchronous SRAM at address 0x60000000. Unfortunately I cannot see on the logic analyser that the CS2 will get low. According to §21.4.2.2 in the user manual, CE2CFG is the only register to be configured. I need please a hint to find out my configuration error.

     

  • 0 in reply to Mathieu Quenpt
    TI__Guru**** 192666 points

    I suggest to use device mode or strongly-ordered mode. The MPU setting doesn't affect the nCS signal. Please also check the "EMIFclock out" and "EMIF out enable" in "Special Pin Muxing".