• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 114 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TMS570LC4357: L1 cache memory usable as scratchpad memory if cache disabled?

TMS570LC4357: How allocate instructions into the cache without executing them?

Mathieu Quenpt
Prodigy 210 points
Part Number: TMS570LC4357

Good morning!

If the size of cacheable regions is limited to the size of the instruction cache, i.e. 32 Kb, no cache misses shall occur after all instructions were allocated to the instruction cache. Unfortunately the core does not offer a touch instruction, which means that all cacheable instructions have to be execution during the initialization of the SW to be allocated into to cache.

Do you know a method to allocate cacheable instructions into the cache without executing them?

Thank you

Mathieu

  • 0
    TI__Guru**** 192486 points

    Hi Mathieu,

    The instruction cache is accessed by prefetch unit (PFU). The instruction is loaded and evicted only by PFU and cache controller. I don't think we can load the instructions into cache without executing them.