This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Greetings,
I have a need, in a small section of code, to block all interrupts except the PWM interrupt. Is it possible to have a higher priority interrupt interrupt a lower priority interrupt? If the lower priority interrupt sneaks in a cycle before the higher priority interrupt, how much latency will there be before the PWM interrupt is taken?
Thank you,
Ed
Hi Todd,
How can I tell which version I am using? Currently, I am running on the C2000 Development board. I'm not sure if it will make a difference, but I will soon be moving to an eZDSP.
Thanks,
Ed
The version is in the release note and also in the directory name. For example: C:\ti\tirtos_c2000_2_12_01_33 (if you are using TI-RTOS) or C:\ti\bios_6_45_00_20 (if you are just using SYS/BIOS).
Todd