This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: Behavior of R5F TCM in lock-step mode

Part Number: TDA4VM
Other Parts Discussed in Thread: DRA829J, DRA829V, DRA821

Is the TCM of a R5F core 1 in lock step mode for the TDA4VM family (including DRA829J or DRA829V) still accessible?

I've found a related question for DRA821, where in lock-step the TCMs of core 1 are attached to core 0, so the TCM size is essentially doubled. For DRA821 there is an according note in the reference manual. It also says that this is the behavior of the actual R5FSS generation.

Does the DRA829x / TDA4VM use the same R5FSS generation as DRA821? In the reference manual (January 2021), there is no statement regarding the use of TCM in lock-step. Is the hint simply missing, or is an older generation of R5FSS used, so the TCM of core 1 is not available in lock-step?

  • Hi Thomas,

    I really doubt that TCM memories of core-1 would be accessible in lockstep mode in TDA4VM. I don't see it mentioned in TRM. 

    I think for DRA821, it is explicitly mentioned in the TRM that TCM memories are accessible. 

    According to below statement in TRM, I really dont think it is accessible. 

    In lockstep mode, the core logic from CPU1 is used as redundant logic to check for errors in CPU0. The
    CPU1 interfaces and RAMs are not used. Comparison logic automatically checks the redundant logic
    against the primary logic and flags any errors.

    regards,

    Brijesh

  • Ok, thanks. Didn't see this hint, as it is neither in the TCM nor in the Lockstep chapter.