TMS320DM8148: VPSS dctrl timings not working for XGA

Steve Grace

Part Number: TMS320DM8148

Hi,

I'm working on a design for the DM814x where the video pipeline is such:

VFCC -> DSP (Vlpb) -> Software circular buffer -> SWMosaic -> VFDC (LCD)

Through the process it is going from 420SP to 422 on the output. However, when it comes to display, I get the attached image. The frame itself contains a smaller SVGA image that is padded with black pixels, in a sense to make it XGA. However, when the frame gets to the VFDC, it looks like it's going through SVGA timings only. I've changed the load-hd-firmware.sh to have vpss.ko use mode=dvo2:1024x768@60 with the display1 timings for XGA proper. What am I missing?

Is there another component or something that would fix the timings?

over 1 year ago

0 Brijesh Jadav over 1 year ago

TI__Guru**** 400895 points

Hi,

In HDVPSS, there is no way to position the input image onto the output image, so can you please make sure to keep input image size same as the output image size, ie venc output size?

The above image seems to be because of image size differences between input and output.. So please keep the sizes same.

Regards,

Brijesh

0 Steve Grace over 1 year ago in reply to Brijesh Jadav

Prodigy 10 points

Hi Brijesh,

I don't think I was clear, XGA is the input and output. There's something odd happening in the display control that is causing it to not display properly. I've ruled out everything else.

+1 Steve Grace over 1 year ago in reply to Steve Grace

Prodigy 10 points

Did more digging into the pipeline and found out the scalar was using the wrong width/height for the pitch/stride, which was causing the issue.

Processors

Processors forum

TMS320DM8148: VPSS dctrl timings not working for XGA