TDA4VM: The ethernet between R core & A core can not communicate.

Lan W

Prodigy 160 points

Part Number: TDA4VM

As following :

We use the cpsw9g:

port 5/8 are set to mac only. The port5's remote cleint is A core(MPU) and the port8's remote cleint is R core(mcu2_1).

We found:

1. The eth communication between PC & A core is Okay.

2. The eth communication between PC & R core is Okay.

3. But the eth communication between A core & R core is NG.

Please help me how to handle the above 3? why is the eth communication between A core & R core NG?

Now mcu2_0 is the eth server, can mcu2_0 use the eth to communicate with the others in my chart? And how to config the cpsw9g?

over 1 year ago

0 Tanmay Patil over 1 year ago

TI__Mastermind 27040 points

Hi,

You need to build a TAP interface on linux to enable the intercore feature of ethfw. Can you confirm that this is present. For more information on how to make the TAP interface and intercore communication using ethfw, see this : https://software-dl.ti.com/jacinto7/esd/processor-sdk-rtos-jacinto7/latest/exports/docs/ethfw/docs/user_guide/ethfw_c_ug_top.html#ethfw_intercore_eth

Regards,
Tanmay

0 Lan W over 1 year ago in reply to Tanmay Patil

Prodigy 160 points

Thank you for your reply. But I confuse that why I configure the two ports to mac only mode and still can't communicate via the external switch chip?

0 Tanmay Patil over 1 year ago in reply to Lan W

TI__Mastermind 27040 points

Hi Lan,

Not sure what is wrong with the external switch. Can you track the packets? We will have to see the packet count on all the ports involved.

The flow should be CPSW Host Port -> CPSW Port 5 -> Switch port connected to port 5 -> Switch port connected to port 8 -> CPSW port 8 -> CPS HOST port for a packet sent from A72 to mcu2_1.

Can you also provide me the network configuration. Is it static or dynamic and what are the IP addresses involved?

Regards,
Tanmay

0 Lan W over 1 year ago in reply to Tanmay Patil

Prodigy 160 points

Hi Tanmay，

Glad to see your reply, it's very helpful for me.

PC's IP addr: 192.168.1.50

A72's IP addr: 192.168.1.11

mcu2_1's addr: 192. 168.1.13

I'll see the packet count on all port involved and I will send you message once there is any result. Thanks a lot.

Processors

Processors forum

TDA4VM: The ethernet between R core & A core can not communicate.