This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
Is it possible that your team can provide DRA821 package propagation delay information for LPDDR4 nets (pins). I am using ISSI IS43-46LQ32256A-062BLI LPDDR4 (32 bit, single rank, dual channel, config) with DRA821 in our board.
We are currently running at 800MHz (1600Mbps) due to signal integrity issue. on Rev2 board design we want to run at 1600MHz (3200Mbps).
Your team has provided similar information for TDA4VM part under the following link:
Regards,
Syed