This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Posting on behalf of a customer
Where do we document info on am6442 efuse layout and meaning for the eFuse array on the chip? Same question on eFuse programming requirements and constraints (timing, jitter, power, allowed to use cores to do it, able to do in field or factory-only etc)? The datasheet has section 6.8 that discusses Vpp specification for oTP effuse. Is there any more info here?
For the query on eFuse array details and software programming of the OTP area, you can request access by clicking the request link you will find on
https://www.ti.com/product/AM6442
(search for Security advanced documentation is available for AM64x. Request now)
with NDA , you can access to this content.
For Vpp electrical specifications I believe the info in the datasheet and schematic checklist should be sufficient. Will assign this to a hardware colleague