This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I have a question about C6678 DDR3 DDRSLRATE[1:0] pin.
I'm looking at Hardware Design Guide page.95 Table24 Slew Rate Control.
There are 4 combination for DDRSLRATE[1:0] but I can't decide which
combination is the best for customer board.
From Hardware Design Guide and DDR3 Design Guide,
I can't decide which combination of DDRSLRATE[1:0] to select.
Is there any information which I could refer to
for deciding the combination?
best regards,
g.f.
The only accurate method for determining the necessary slew rate is to simulate your layout. Most designs use the default "fast" setting without any problems.
Hi Bill, Thank you for answering my question.
So, if I need to determine slew rate,
is it possible to use C667x IBIS simulation?
best regards,
g.f.
Yes, you can choose the model for each of the slew rates in your IBIS simulation to see which works best for your layout.