• State
  • Locked Locked
  • Replies 4 replies
  • Subscribers 100 subscribers
  • Views 1601 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DDR3 EMIF/Timing fine tuning for custom board based on Beagle Bone Black design

Harith George
Prodigy 20 points

Hi,

I am having a very similar issue as seen in below thread.
e2e.ti.com/.../379997

I have a custom board based on the BeagleBoneBlack design. For the prototype boards, we have used the
exact same soc and DDR parts as the BBB.
On this board, trying to fine tune the DDR timing as explained in the wiki (processors.wiki.ti.com/.../Sitara_Linux_Training:_Tuning_the_DDR3_Timings_on_BeagleBoneBlack), we are getting 0x0 values for minimum, maximum, optimum and range columns..

We did try to invert the CLK_OUT from 0x1 to 0x0 in the gel file without changing any other values as an experiment suggested in the above thread, but still get the same results.

I have attached the following files
1. The CCS console error message (console_log.txt) []
2. The gel file we are using (BeagleBlack_400Mhz_4GbDDR.gel)
3. The xls file used to calculate parameters from board layout (RatioSeed_AM335x_boards.xls)
4. DDR3 board layout trace lengths (NETLEN_DDR3.txt)

By the way, we are using CCS v6.0.1.00040 and XDS100v2 JTAG.

With the register values from the BBB uboot, we were able to boot up UBoot.
But the Linux kernel does _not_ boot up. It fails randomly at different areas of the bootup sequence.
So I guess we really do need to find the fine tuned values to continue.

Thanks,
Warm Regards,
Harith

console_log.txt
Fullscreen
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
[CortxA8]
Enter the PHY_INVERT_CLKOUT value (0 or 1) from the spreadsheet
1
Enter the Seed RD_DQS_SLAVE_RATIO Value in Hex to search the RD DQS Ratio Window
40
Enter the Seed FIFO_WE_SLAVE_RATIO Value in Hex to search the RD DQS Gate Window
FE
Enter the Seed WR_DQS_SLAVE_RATIO Write DQS Ratio Value in Hex to search the Write DQS Ratio Window
79
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
BeagleBlack_400Mhz_4GbDDR.gelRatioSeed_AM335x_boards.xls
NETLEN_DDR3.txt
Fullscreen
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
NETNAME ROUTED LENGTH UNROUTED LENGTH VIAS CONNECTIONS PERCENTAGE
-------------------------------------------------------------------------
DDR_A0
1228 m 0 m -579 1 0.05
TOP 45 m
BOT 0 m
IN1 0 m
IN2 1183 m
DDR_A1
1227 m 0 m -129 1 0.05
TOP 55 m
BOT 0 m
IN1 0 m
IN2 1173 m
DDR_A2
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX