• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 100 subscribers
  • Views 634 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RTOS/TMS320C6678: PCIe Boot: DDR Configuration of C6678

Santoshkumar Pattar
Intellectual 515 points
Part Number: TMS320C6678

Tool/software: TI-RTOS

Hi,

Platform: C6678

Software: MCSDK_2_01

As per the document http://www.ti.com/lit/er/sprz334h/sprz334h.pdf , Usage Note 14: DDR3 Performance Limited to 1333MT/s Usage Note,

I want to configure C6678 DDR controller to operate at 666MHz. C6678 board boots via PCIe and hence the DDR configuration code is sent from Host PC to C6678.

The DDR init code is included in an array "uint8_t ddrInitCode[] " in a header file.

I would like to get the procedure to update the DDR init code to change the DDR clock configuration from 800MHz(default) to 660MHz.

I am not able to find the specific DDR init code in the MCSDK/PDK of C6678. Could anyone point me to the exact location where/how I could make the updates and build it the DDRInit code? Thanks.

Regards,

Santosh

  • 0
    TI__Guru**** 161600 points
    Hi Santosh,

    Are you running the TI RTOS SDK kernel & bootloader? If yes, then check:
    <PDK_INSTALL_PATH>/pdk_c667x_2_0_8/packages/ti/boot/ibl/src/make/bin/i2cConfig.gel

    If you're just running some bare metal code, you should be using a modified platform lib. Check the sources in pdk_c667x_2_0_8/packages/ti/platform/evmc6678l/platform_lib/src/evmc6678.c; see SetDDR3PllConfig() function.

    Else you can load the gel file (using CCS & JTAG) located in /pdk_c667x_2_0_8/packages/ti/platform/evmc6678l/gel/evmc6678.gel.

    Best Regards,
    Yordan
  • 0 in reply to Yordan Kovachev
    Intellectual 515 points
    Hi Yordan,

    Thanks for your inputs. I am able to see SetDDR3PllConfig() function in the pdk folder.

    Since the Errata mentions that DDR3 cannot run at 800MHz and Max it can run at is 666MHz, are these updates done in the latest version of pdk?

    Regards,
    Santosh
  • 0 in reply to Santoshkumar Pattar
    TI__Guru**** 161600 points
    Hi Santosh,

    All sw releases should comply with the erratas, so this should be fine in the latest pdk.

    Best Regards,
    Yordan