This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

A issue about DM648/DM647 transfer data to HOST via PCI bus as master

In DM647 program, I want transfer data(a large block of data) to HOST via PCI bus, and when the data arrived HOST's local memory, an interrupt should be asserted to HOST via INTA# pin. Of cause, I can config some EDMA3 channel to complete these data transfer, and I can use the EDMA3 channel complete interrupt to determine when the data transfer is completed. But the EDMA3 channel complete interrupt only ensure than data is transferred from DDR to PCI FIFO, so, if I use this interrupt to assert INTA# pin, the integrality of data in HOST can not be ensure. That is to say, when HOST services the INTA# interrupt, the data transferred from PCI bus maybe has not arrived to HOST local memory. HOW can I settle this problem,thanks!