This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I would like to know about GPMC for Synchronous Multiple (Burst) Read/write access.
I am supposed to use external Synchronous memory device.
As is the case of Figure 7-178. Synchronous Multiple (Burst) Read (GPMCFCLKDIVIDER = 1) in the TRM,
if GPMCFCLKDIVIDER = 1 and RDACCESSTIME >= 3 then,
it is impossible to select 16 words burst setting, isn't it?
Because WEOFFTIME, OEOFFTIME, CSRDOFFTIME and CSRDOFFTIME are up to 31 "GPMC_FCLK" cycles (not 31 "GPMC_CLK" cycles).
So, if GPMCFCLKDIVIDER = 1 then, I guess the number of "GPMC_CLK" cycle is up to 16 and it is impossible to select 16 words burst setting.
Is this correct?
Regards.
Hi,
Good question. At the beginning of the burst at RDACCESSTIME (or WRACCESSTIME), the counters freeze until the burst has completed.
The maximum counter value will be 31 GPMC_FCLK cycles + length of burst.
There is another way to further delay events like WEOFFTIME, OEOFFTIME, CSRDOFFTIME and CSRDOFFTIME. You can enable TIMEPARAGRANULARITY = 1, and that will double the values, resulting in a maximum of 62 instead of 31 GPMC_FCLK cycles.
However, during a burst this is not needed since as mentioned the counters freeze during the burst.
Regards,
Mark