Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions

  • [FAQ] AM6442: What PRU_ICSSG functionality is on each AM64x device?

    Part Number: AM6442 Other Parts Discussed in Thread: AM6412 , AM6411 , AM6422 , AM6441 , , AM6421 The AM64x Datasheet "Device Comparison" table lists both "Programmable Real-Time Unit Subsystem" (i.e., PRU subsystem) and "Industrial Communication Subsystem…

  • [FAQ] Yocto: Building the Linux SDK results in do_package failures for Linux Kernel and U-Boot

    When using Yocto to build the Linux SDKs v08.02 (and previous ones) for devices such as AM64x and AM335x (and others) as per SDK documentation instructions the do_package step fails for both Linux Kernel and U-Boot with an error message similar to the…

  • [FAQ] TDA4VM: Reduce the DRAM (DDR) memory of Linux to 1GB

    Part Number: TDA4VM How to reduce the DRAM (DDR) memory of Linux to 1GB

  • [FAQ] TDA4VM: Workflow and Resource allocation build flow for SysConfig Tool?

    Part Number: TDA4VM Other Parts Discussed in Thread: SYSCONFIG Hello, Now we are working on PSDK RTOS 7.3 1. We want to open more UDMA channels on MCU2_0 & MCU2_1 by calling app_udma utility API. But unfortunately that we can open only 3 UDMA channels…

  • [FAQ] PRU: How do I calculate read and write latencies?

    Part Number: AM6442 I am writing a PRU application for a PRU-ICSS device (AM335x, AM437x, AM57x), PRU-SS device (AM62x), or a PRU_ICSSG device (AM24x, AM64x, AM65x). I want to calculate how many clock cycles a read or a write will take. How do I do…

  • [FAQ] 66AK2E05: How to calculate the "DDR3 Interface – Registers" for Keystone II devices and Test/Debug on Keystone II EVM.

    Part Number: 66AK2E05 Hi, How to calculate the "DDR3 Interface – Registers" for Keystone II devices and Test/Debug on Keystone II EVM ?

  • [FAQ] TDA4VM: Is Fast Mode Plus supported?

    Part Number: TDA4VM Is I2C Fast Mode Plus supported on TDA4VM? What value of pullup resistor should be used on the I2C Open Drain SCL and SDA lines in Fast Mode Plus mode?

  • [FAQ] TDA4VM: How do I update the GPU driver to a newer version?

    Part Number: TDA4VM There are issues using the current DDK GPU driver and I would like to update it to a newer version of the GPU driver. How can I do this?

  • [FAQ] TDA4VM: PVRTune does not work with PSDK 8.x, how can I fix this?

    Part Number: TDA4VM When I run PVRTune on TDA4VM EVM using PSDK 8.x, I am no longer able to get GPU data. Using PSDK 7.x I was able to get GPU data using PVRTune, but what changed?

  • [FAQ] TDA4VM: Switch the DSS configuration from a configuration file between 720p and 1080p

    Part Number: TDA4VM Is there a way to switch the DSS config between 720p and 1080p, after the display has come up and based on the input from the configuration file used for the demo application?

View FAQ threads
  • Threads 198400 Discussions