TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Processors

Processors

Processors forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] Redundant boot from eMMC boot partitions on AM62x

    Hong Guan64
    Hong Guan64
    1. booting from eMMC boot partition vs UDA partition It is recommended to use eMMC boot partition for user's BootLoader (BL) - eMMC boot partition is designed for bootloader user case - it is possible to write-protect boot0/boot1 as necessary - eMMC boot…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM62A3: Any way to get 2 eMMC interfaces?

    Brad Caldwell
    Brad Caldwell
    Part Number: AM62A3 Hello, Using the AM62A, is there any way to implement two eMMC interfaces? The device has 3 MMC interfaces but the datasheet only shows MMC0 supporting eMMC. We really need a way to get 2 so I'll ask a couple questions from someone…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] PROCESSOR-SDK-TDAX: How to change input display pipeline in the DSS M2M WB node?

    Brijesh Jadav
    Brijesh Jadav
    Part Number: PROCESSOR-SDK-TDAX The patches shared on below link adds support for DSS memory to memory path in the vision apps and TIOVX. These patches are also integrated SDK8.6. By default, this patch uses VIDL2 pipeline as input pipeline and WB pipeline…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: Process OpenVX Graph while simultaneously configuring a camera

    Nikhil Dasan
    Nikhil Dasan
    Part Number: TDA4VM How to configure a camera without affecting the OpenVX graph, while the single cam application graph is running
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM6442, AM6441, AM6422, AM6421, AM6412, AM6411 and AM2434, AM2432, AM2431 (ALV, ALX) Custom board hardware design – Queries regarding Crystal selection and clock specifications

    Lavanya M R
    Lavanya M R
    Part Number: AM6442 AM2432 AM6411 AM2431 AM6422 AM6412 AM6421 AM2434 AM6441 Other Parts Discussed in Thread: TMDS64EVM , , AM3352 , AM62A3-Q1 , AM62L , OMAP-L138 Hi TI Experts, I have the below queries regarding the crystal selection. Recommended…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM6442, AM6441, AM6422, AM6421, AM6412, AM6411 and AM2434, AM2432, AM2431 (ALV, ALX) Custom board hardware design – I2C interface

    Lavanya M R
    Lavanya M R
    Part Number: AM6442 Other Parts Discussed in Thread: AM62A7 , AM6412 , AM6422 , , AM2434 , SK-AM64B Hi TI Experts, I have the below queries regarding the I2C interface: Need information on the number of I2C interfaces available Termination of…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM623: Does AM62x support two 4GB DDR?

    Gibbs Shih
    Gibbs Shih
    Part Number: AM623 Hi, TI Partner Follow data sheet. it describe as below. DDR Subsystem (DDRSS) – Supports LPDDR4, DDR4 memory types – 16-Bit data bus with inline ECC – Supports speeds up to 1600 MT/s – Max addressable range • 8GBytes with DDR4…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] PROCESSOR-SDK-J721E: How to enable blending operation and two input video pipelines in DSS memory to memory path?

    Brijesh Jadav
    Brijesh Jadav
    Part Number: PROCESSOR-SDK-J721E DSS WB path can take input from the overlay manager output and overlay manager in the DSS can take input from two video pipelines and can blend the images and can send it out. In the current PSDKRA6.0, SDK supports only…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM623: SPI DATA MISO/MOSI usage for D0 / D1

    Martin Stelter
    Martin Stelter
    Part Number: AM623 SPI data pins are named as D0 and D1. Where can i find information about the usage regarding in/output or which one is MISO / MOSI?
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VL: RGMII not working on MAIN_CPSW2G in SDK 8.5 and SDK 8.6

    Tanmay Patil
    Tanmay Patil
    Part Number: TDA4VL I want to use RGMII on MAIN_CPSW2G of TDA4VL. The link is up, but I am not able to establish a communication. I can see that Rx is working but Tx is not working.
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Threads 197892 Discussions
  • Not Answered

    In DM6446 DDR2 Controllers Guide sprue22c.pdf describes ‘VTP Buffer IO Calibration’, where is this taking place in the source code? 0 Locked

    277 views
    0 replies
    Started over 17 years ago
    by Juan Gonzales
  • Discussion

    With regards to GT_Trace tool, I don’t know the meaning of GT_curTime() output? Locked

    330 views
    0 replies
    Started over 17 years ago
    by Juan Gonzales
  • Discussion

    I added the #define DEBUG and it worked in ccdc_davinci.c but not in davinci_vpfe.c can you tell me why? Locked

    299 views
    0 replies
    Started over 17 years ago
    by Juan Gonzales
  • Not Answered

    YUV 420p format display on dm355 0 Locked

    977 views
    4 replies
    Latest over 17 years ago
    by Juan Gonzales
  • Discussion

    Switch #10 of S3 doesn't work Locked

    346 views
    2 replies
    Latest over 17 years ago
    by LorryAstra
  • Answered

    [C6726] Changing Registers 0 Locked

    499 views
    3 replies
    Latest over 17 years ago
    by jyoung
  • Discussion

    Reg : kit operation Locked

    300 views
    0 replies
    Started over 17 years ago
    by sekar3205
  • Discussion

    Reg : kit operations Locked

    344 views
    1 reply
    Latest over 17 years ago
    by Bernie Thompson TI
  • Not Answered

    Changing the CMEM layout. 0 Locked

    549 views
    5 replies
    Latest over 17 years ago
    by JamesS
  • Discussion

    DM6437 EDMA configuration Locked

    406 views
    1 reply
    Latest over 17 years ago
    by Bernie Thompson TI
  • Discussion

    My DaVinci EVM board is not behaving properly; how to I exchange it? Locked

    444 views
    1 reply
    Latest over 17 years ago
    by Bernie Thompson TI
  • Discussion

    64-bit read issue on C6726 EMIF Locked

    362 views
    1 reply
    Latest over 17 years ago
    by ralwood
  • Discussion

    DM6467 Video drivers Locked

    338 views
    1 reply
    Latest over 17 years ago
    by Bernie Thompson TI
  • Discussion

    Question about 6446 VPFE Resizer Locked

    336 views
    1 reply
    Latest over 17 years ago
    by Xiangdong Fu
  • Not Answered

    LCD interface to DM355 EVM 0 Locked

    416 views
    2 replies
    Latest over 17 years ago
    by Juan Gonzales
  • Not Answered

    Loading U-Boot 0 Locked

    1026 views
    9 replies
    Latest over 17 years ago
    by SJackson
  • Discussion

    EDMA Problems Locked

    484 views
    0 replies
    Started over 17 years ago
    by sressler
  • Not Answered

    DM648 cache coherency problem 0 Locked

    550 views
    1 reply
    Latest over 17 years ago
    by Brad Griffis
  • Discussion

    DM648 GPIO0-7 pins and/or Pin Mux Register Select Locked

    651 views
    2 replies
    Latest over 17 years ago
    by JRasmussen
  • Discussion

    OMAP35xx L3 interconnect Locked

    411 views
    1 reply
    Latest over 17 years ago
    by Bernie Thompson TI
<>