TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Processors

Processors

Processors forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] AM62A3: Any way to get 2 eMMC interfaces?

    Brad Caldwell
    Brad Caldwell
    Part Number: AM62A3 Hello, Using the AM62A, is there any way to implement two eMMC interfaces? The device has 3 MMC interfaces but the datasheet only shows MMC0 supporting eMMC. We really need a way to get 2 so I'll ask a couple questions from someone…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] PROCESSOR-SDK-TDAX: How to change input display pipeline in the DSS M2M WB node?

    Brijesh Jadav
    Brijesh Jadav
    Part Number: PROCESSOR-SDK-TDAX The patches shared on below link adds support for DSS memory to memory path in the vision apps and TIOVX. These patches are also integrated SDK8.6. By default, this patch uses VIDL2 pipeline as input pipeline and WB pipeline…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: Process OpenVX Graph while simultaneously configuring a camera

    Nikhil Dasan
    Nikhil Dasan
    Part Number: TDA4VM How to configure a camera without affecting the OpenVX graph, while the single cam application graph is running
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM6442, AM6441, AM6422, AM6421, AM6412, AM6411 and AM2434, AM2432, AM2431 (ALV, ALX) Custom board hardware design – Queries regarding Crystal selection and clock specifications

    Lavanya M R
    Lavanya M R
    Part Number: AM6442 AM2432 AM6411 AM2431 AM6422 AM6412 AM6421 AM2434 AM6441 Other Parts Discussed in Thread: TMDS64EVM , , AM3352 , AM62A3-Q1 , AM62L , OMAP-L138 , AM62A7 Hi TI Experts, I have the below queries regarding the crystal selection. …
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM6442, AM6441, AM6422, AM6421, AM6412, AM6411 and AM2434, AM2432, AM2431 (ALV, ALX) Custom board hardware design – I2C interface

    Lavanya M R
    Lavanya M R
    Part Number: AM6442 Other Parts Discussed in Thread: AM62A7 , AM6412 , AM6422 , , AM2434 , SK-AM64B Hi TI Experts, I have the below queries regarding the I2C interface: Need information on the number of I2C interfaces available Termination of…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM623: Does AM62x support two 4GB DDR?

    Gibbs Shih
    Gibbs Shih
    Part Number: AM623 Hi, TI Partner Follow data sheet. it describe as below. DDR Subsystem (DDRSS) – Supports LPDDR4, DDR4 memory types – 16-Bit data bus with inline ECC – Supports speeds up to 1600 MT/s – Max addressable range • 8GBytes with DDR4…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] PROCESSOR-SDK-J721E: How to enable blending operation and two input video pipelines in DSS memory to memory path?

    Brijesh Jadav
    Brijesh Jadav
    Part Number: PROCESSOR-SDK-J721E DSS WB path can take input from the overlay manager output and overlay manager in the DSS can take input from two video pipelines and can blend the images and can send it out. In the current PSDKRA6.0, SDK supports only…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM623: SPI DATA MISO/MOSI usage for D0 / D1

    Martin Stelter
    Martin Stelter
    Part Number: AM623 SPI data pins are named as D0 and D1. Where can i find information about the usage regarding in/output or which one is MISO / MOSI?
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VL: RGMII not working on MAIN_CPSW2G in SDK 8.5 and SDK 8.6

    Tanmay Patil
    Tanmay Patil
    Part Number: TDA4VL I want to use RGMII on MAIN_CPSW2G of TDA4VL. The link is up, but I am not able to establish a communication. I can see that Rx is working but Tx is not working.
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] RPMsg: How to add multiple endpoints to a remote core running RTOS?

    Nick Saulnier
    Nick Saulnier
    I am using RPMsg to communicate from Linux with a remote core running RTOS (e.g., R5F or M4F). I want to define multiple RPMsg endpoints in my remote core software. How do I do that? . This FAQ applies to AM62x, AM62A, AM64x, AM65x, and probably other…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Threads 198393 Discussions
  • Answered

    maximum support of NAND Flash in AM335X with Boot 0 Locked

    3503 views
    27 replies
    Latest over 10 years ago
    by alpesh mandani
  • Not Answered

    Reduce PRU DDR read latency 0 Locked

    854 views
    3 replies
    Latest over 10 years ago
    by David Gesswein
  • Not Answered

    ADV7180 video decoder with DM368 0 Locked

    1415 views
    10 replies
    Latest over 10 years ago
    by Ji Wong Park
  • Not Answered

    DRA7xx UART boot - memory problem 0 Locked

    2237 views
    7 replies
    Latest over 10 years ago
    by Yordan Kovachev
  • Answered

    TI-RTOS for Cortex M4 in Keil IDE 0 Locked

    1056 views
    2 replies
    Latest over 10 years ago
    by GEETESH SINGH
  • Answered

    BQ27541 : programming/writing DFI 0 Locked

    839 views
    5 replies
    Latest over 10 years ago
    by Titusrathinaraj Stalin
  • Not Answered

    GPMC source impedance and signal rise time 0 Locked

    522 views
    3 replies
    Latest over 10 years ago
    by J Thanks
  • Not Answered

    66AK2H12 srio throughput performance 0 Locked

    1605 views
    2 replies
    Latest over 10 years ago
    by celesti lee
  • Not Answered

    Bluetooth over usb issues in SDK 7.0 0 Locked

    782 views
    5 replies
    Latest over 10 years ago
    by Bin Liu
  • Not Answered

    Enabling I2C2 in Linux 0 Locked

    3467 views
    24 replies
    Latest over 10 years ago
    by user4165218
  • Not Answered

    simulating fft program on windows 0 Locked

    565 views
    7 replies
    Latest over 10 years ago
    by vatsa sri
  • Answered

    Question about Shared memory configuration with 6638K2K 0 Locked

    398 views
    1 reply
    Latest over 10 years ago
    by Robert Tivy
  • Suggested Answer

    AM335x unable to read LCD registers while debugging 0 Locked

    5239 views
    18 replies
    Latest over 10 years ago
    by Dawei Liu
  • Suggested Answer

    DM8168 EMAC to EMAC mode. 0 Locked

    358 views
    3 replies
    Latest over 10 years ago
    by Pavel Botev
  • Not Answered

    Double timer overflow interrupts 0 Locked

    464 views
    4 replies
    Latest over 10 years ago
    by Pavel Botev
  • Answered

    Kernel Panic when using Huawei E305 USB 3G Dongle on Sitara AM335x Process with EZSDK 7.0 kernel 0 Locked

    3112 views
    6 replies
    Latest over 10 years ago
    by Bin Liu
  • Answered

    Confusion in using Hwi_disable(), Hwi_restore() inside ISR 0 Locked

    316 views
    1 reply
    Latest over 10 years ago
    by Ashish Kapania
  • Answered

    Confusion in using Hwi_disable(), Hwi_restore() inside ISR 0 Locked

    2389 views
    1 reply
    Latest over 10 years ago
    by Ashish Kapania
  • Not Answered

    Frequency mismatch: Expected 32768 Hz, actual: 0 Hz. 0 Locked

    478 views
    1 reply
    Latest over 10 years ago
    by Pavel Botev
  • Not Answered

    SQUASHFS Error : Unable to read data cache entry [60] , When firmware is getting updated 0 Locked

    4053 views
    0 replies
    Started over 10 years ago
    by Nikhil Sahu
<>