Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions

  • [FAQ] AM625: McASP0 / SPI2 Signals Not Accessible on User Expansion Connector — AM62x-SIP-SK

    Part Number: AM625 Other Parts Discussed in Thread: SYSCONFIG I am trying to use the McASP0 (or SPI2) pins on the AM62x-SIP Starter Kit ( AM62x-SIP-SK ) board via the User Expansion Connector , but I am not getting any signals. My SysConfig pinmux looks…

  • [FAQ] AM620-Q1: Flash compatibility of xSPI boot in octal mode

    Part Number: AM620-Q1 The Sitara ROM Bootloader utilizes a specific parsing logic to validate the SFDP tables present in Serial Flash parts. Some Flash devices possess SFDP tables that do not support the specific sequences or configurations required…

  • [FAQ] AM6442: Configuring external memory regions for Serial Flash size greater than 128 MiB on R5 core for MCU+ SDK examples

    Part Number: AM6442 Other Parts Discussed in Thread: SYSCONFIG The default memory mapped region of the Serial Flash in the SoC which starts from 0x60000000 to 0x67FFFFFF, has a total address space of 128 MiB. For Serial Flash parts having a memory…

  • [FAQ] What is Quality of Service (QoS), and how can it improve the performance of my AM6x processor?

    This is rough draft documentation on how QoS works on AM6x devices. Some of this documentation is AI generated based on the processor TRMs, and there may be incomplete or incorrect information. If you have questions, please create an e2e thread to discuss…

  • [FAQ] AM62A7: C7x Freertos Exception Recovery

    Part Number: AM62A7 How do we recover from exception state after a exception is triggered to continue the execution?

  • [FAQ] TDA4VH-Q1: How to enable GPIO Line Interrupts on TDA4VH/VM/VL

    Part Number: TDA4VH-Q1 Other Parts Discussed in Thread: TDA4VM , TDA4VL , TDA4VH , SYSCONFIG In TDA4VH, TDA4VM and TDA4VL, by default GPIO has bank architecture when it comes to interrupt. This below guide explains how to enable the line interrupt.

  • [FAQ] TDA4VH-Q1: Enable USXGMII + SGMII on TDA4VH

    Part Number: TDA4VH-Q1 Other Parts Discussed in Thread: TDA4VH How to enable USXGMII + SGMII on MAIN CPSW9G in TDA4VH ?

  • [FAQ] TDA4VH: Disassembly of .xe71

    Part Number: TDA4VH Other Parts Discussed in Thread: TI-CGT Hi, How to get disassembly of a c7x .xe71 image

  • [FAQ] Debugging Low Power Modes on AM62 Family Devices (AM62x/A/D/P/L)

    Part Number: AM625 Other Parts Discussed in Thread: AM62P , AM62L Hello, I am using a low power mode on an AM62 Family device including AM62x, AM62P, AM62A, AM62D and AM62L. What are some steps to debugging why the low power modes is not working as…

  • [FAQ] TDA4VH-Q1: How to use Cross-Domain MDIO Pins of CPSW

    Part Number: TDA4VH-Q1 Other Parts Discussed in Thread: TDA4VH The MDIO pins and the data pins routed to PHY are from different instances of CPSW due to Hawdware constrain or referencing by mistakenly, How to address this issue and possibility for using…

View FAQ threads
  • Threads 203835 Discussions