This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

tidc249b SCHEMATIC and Layout routing mismatch issue (Secondary Side)

Schematic_Layout_changes.pdf One of our Design we are using TI EVK Reference ( For EVK Name tidc249b) and found some difference /issues with respect to schematic and PCB layout (refer images in attached file with difference note); Can any you please comment on exact routing needs to be follow to get required output voltage as per net name at secondary side of WE module part # 750342178 

Schematic_Layout_changes.docx

  • Hello B,

    Please verify the tidc249b reference number as I am not finding a reference to it anywhere!  If you have the webpage link where you found this design, please provide that.  

    Thank you,

    ~Leonard  

  • also, In the schematic block you provided, showing SAT0060, this references to tidr364b.

  • Hi Leo,

    Thank  you and basically we are designing a custom design  with AI and DI 8 + 8 Channels as mentioned earlier referred to TI  EVK data available at online

    Can you provide us the latest design EVK reference files for both designs :

    1. 8-Channel Digital Input Module for Programmable Logic Controllers (PLCs)

    www.ti.com/.../TIDA-00017

    2. 8-Channel Analog Input Module ( we referred TIDA-00164.pdf)

    Regards,

    Baswaraj

  • Hello Baswaraj,

    I checked the design files, and I do confirm there is mismatch as you mentioned. I'm sorry for such situation. The schematic diagram is the one reflecting the final and the correct design, please use it as the reference. As this design is quite old and designer is no longer with TI, I couldn't get hold of sources other than what is available on the web.  It might be that changes were made as blue-wires after PCB build, reflected on the schematic, but never made their way to the layout files. I did checked the layout and believe the layout fixes should be pretty easy.

    My suggestion is compiling the project, update the PCB Document, Go through fixing the wrong or missing routes before doing ERC check. this should be pretty quick as most of the errors are around the transformer. I'm sorry if this doesn't meet exactly your expectations, but releasing new layout update would take some time using our internal process, while you can much faster get it fixed on your side.

    Regards,

    Ahmed