Customer found the DDR_CLK duty cycle doesn't meet DDR memory requirement slightly on their board, ask if it is adjustable as it is a output signal from DSP.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Customer found the DDR_CLK duty cycle doesn't meet DDR memory requirement slightly on their board, ask if it is adjustable as it is a output signal from DSP.