This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

OPA858: Regarding transient time latency of power down feature

Part Number: OPA858
Other Parts Discussed in Thread: TLV3801, TINA-TI

Hi TI

We need to thoroughly examine the transient time characteristics of the OPA858 in relation to the power_down enable/disable feature. Specifically, what is the maximum time it takes to make transition from the off to the on state (here ON state is fully operational stable state)? For our high-speed application, we intend for this transition to be in the order of sub-nanoseconds. Additionally, what is the typical value of output impedance it offers in power-down mode?

Thanks and Regards

Deepak

  • The specified turn-on delay (where the output reaches 90 % of the final value) is typically 13 ns.

  • Can the power down pin of opa858 be driven from an analog comparator with LVDS output, for example, with #TLV3801#?

  • The switching thresholds are 0.65 V and 1.8 V. This range is larger than the what an LVDS output can provide.

  • What is the typical output impedance of the OPA858 in power-down mode? How can a 13 ns delay be simulated in TINA-TI using the power-down feature? I couldn't find a way to access the PD pin. Can you please assist?

    Thanks and Regards

    Deep

  • Hi Deepak,

    The output impedance was not captured in the datasheet, but the designer said it would be in the 100k-ohms range. However, when looking back into the part the impedance will be the feedback network as the impedance looking into the device would be significantly higher. As for the power down pin, it was not modeled in the OPA858 model, but information and graphs were captured and are highlighted in the datasheet. For understanding performance and behavior when turning off/on the device, we recommend testing the real silicon as some of our models that do implement this feature do not fully reflect the behavior of the actual device.

    Best Regards,

    Ignacio

  • Hi Ti

    During power down mode, What is the typical current that gets sink into the output terminal of the op-amp when an ideal current supply is provided at the inverting input terminal in a TIA configuration? Does any alternative part provide an output resistance greater than 1 Gohm in power-down mode?

    Thanks and Regards

    Deepak

  • Hi Deepak,

    We don't have something like this specified in the datasheet because it depends on the nodes around the amplifier so this is not something that would be stated. As for the alternative device, we do not have any device with this high of an output resistance, most of the devices will be in the range of OPA858.

    Best Regards,

    Ignacio