This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Team,
Some failures comes up with the phenomena that device can not generate the right current with different input and loop current stays at maximum. FA report shows the failure is caused by the EOS. Could you please give some suggestions for XTR116 hardware protection design to help prevent the EOS? Thanks in advance.
Best Regards,
Tess Chen
Hi Tess,
In addition to Kai's comments, XTR116/XTR115 are 2-wire 4-20mA current loop transmitter. Pin 4 at Io has to be able to float, see the schematic on p1 of the datasheet. Pin 3 or Iret has to be referenced to pin 4. Could you post the schematic over E2E? if unable, please send it via my internal email.
Best,
Raymond
Hi Raymond,
Thanks, I have sent to you a e-mail for details.
Best Regards,
Tess
Hi Tess,
I am going to close this inquiry. Please contact me via my internal email.
Best,
Raymond