• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 20 subscribers
  • Views 99 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK00301: Signal integrity simulation on LVDS output

Shalaka Shinde
Prodigy 230 points
Part Number: LMK00301

Hi,

I am using 3.3V LVDS output of 125MHz from LMK00301A. This output is given as an input to Ethernet QSGMII PHY 88E1548's REFCLKP/N inputs.

I have used 0.01uF caps as AC coupling caps and there is a 100 ohm differential termination at receiver.

Signal integrity simulation snapshots are attached. What is the recommended termination scheme for connecting 3.3V LVDS output to 1.8V LVDS rated input?

thanks.