• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 21 subscribers
  • Views 355 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Linux/CDCM9102: CDCM9102 Differential Clock output not generating

Ganesh Tenka
Expert 1770 points
Part Number: CDCM9102
Other Parts Discussed in Thread: AM5718,

Tool/software: Linux

Hi,

We have designed single board computer with AM5718. We have PCIe based ethernet peripheral. For PCI we are using CDCM9102 Clock generator. The clock is coming from the crystal. Please see the attached clock input wave form also.

OE is 3.3V
OS0 is 3.3V(pulled up with 100k)
OS1 is 0V   (pulled down with 0ohm)
RESET is 3.3V
REGCAP1, REGCAP2 are connected with 10uF 6.3V
VDD1,2,3,4,5,6 Connected with 3.3V
OE Connected with 3.3V
We are not getting the clock on OUT0P, OUT0N and OUT1P, OUT1N. Actually our hardware is production targeted. Because of this it is on hold. Could any one give suggestions.
Thanks & Regards,
Ganesh.T

  • 0
    TI__Genius 9920 points
    Hi Ganesh,
    From Waveform, it seems XTAL is working.
    Is there LVDS 100 Ohm terminator?
    Is the same case with below link?
    e2e.ti.com/.../2130476

    How about reset again?
    "To ensure proper device operation, the oscillator must be stable before the low-noise clock generator
    calibration procedure. Quartz-based oscillators can take up to 2 ms to stabilize; therefore, TI recommends that
    the application ensure that the RESET pin is de-asserted at least 5 ms after the power supply has finished
    ramping. This can be accomplished by controlling the RESET pin directly, or by applying a 47-nF capacitor to
    ground on the RESET pin (this provides a delay because the RESET pin includes a 150-kΩ pullup resistor."

    Regards,
    Shawn