This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
in our application dedicated to digital audio, we need to generate a clean master clock at 24.576MHz with a crystal. We have also the need to syncronize the generated clock with an external source at the same frequency. We need to syncronize the internal generated clock only if the external clock frequency is within +- 100ppm.
For this application we see the LMK0431, our need is to have at the output a 24.576MHz clock signal uninterrupted also if the external source is present or not or during transition between on or off.
Another task is the stability of the output frequency if the external signal frequency is outside the lock range of the pll1, for example if the external frequency is 24.000 MHz. What happens in this condition? The output frequency is stable or pll1 is moving trying to lock to a reference out of the lock range?
Many thanks,
Enzo
Hi Shawn, thank you very much for your answer,
the generated clock at 24.576MHz will be the master clock for a professional digital audio system driving A/D and D/A converters so, we can't accept too much jitter in the clock signal. TI has other clock generators / jitter cleaner with the holdover function?
Regards,
Enzo
Hi Enzo,
In your application, DPLL should be considered to achieve the best holdover performance. TI would release a DPLL LMK05028 by this year, which has 4 input reference and 8 outputs, holdover or hitless switch could achieve 10ps level (vs. competitor's 100ps or 10ns). If your project schedual is very urgent, other vendors also could provide alternative DPLL products.
Regards,
Shawn