• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 142 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

XIO2001: questions on XIO2001

XIO2001: PCIe Trace Lengths

Diego Lewis
Intellectual 1540 points
Part Number: XIO2001

Hi Team,

My customer is using the XIO2001, and wanted to confirm our understanding of the trace length requirements. 

Our understanding is that the clock signals need to be longer than bus signal traces, and CLKOUT6 needs to be slightly longer than those clocks provided to the downstream devices. In other words:

  • the feedback clock trace going from CLKOUT6 to CLK must be longer than the trace of CLKOUT0.
  • the trace of CLKOUT0 must be longer than the longest PCI_AD[] trace.

Do the PCI_AD traces also include any additional PCIe synchronous control signals that run in parallel to the address/data?

Regards, Diego Lewis

  • 0
    TI__Guru* 88905 points

    Hi Diego,

    There is no need for additional PCIe synchronous signals. The purpose of these trace length fine tuning is to make sure we have enough setup/hold time. Once your customer have their board, they can actually check these on scope to make sure they have enough margin.

    Regards ,, Nasser