• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 123 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

SN75DPHY440SS: Insertion loss spec.

SN75DPHY440SS: Schematic and layout review

Far Hung
Expert 4705 points
Part Number: SN75DPHY440SS

Hi 

My customer asks us to help review the schematic and layout, I send the file via mail.

  • +1
    TI__Guru**** 153881 points

    Hi,

    For schematic, please make sure VDD and VREG_OUT are only connected to 100nF pulldown capacitor. You do not need to connect them to external 1.2V.

    On the layout, do they want to move the DPHY440 closer to the RX instead putting it in the middle? The DPHY440 as aa re-timer can provide skew compensation at its input. With the current design, it will not able to provide skew compensation for the ~3.5in trace at its output.

    Thanks

    David