This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I'm searching for some clarification regarding DS92LV18.
In this application TCLK and REFCLK = 20MHz, generated from an FPGA clock of about 100 MHz.
The expected Duty-Cycle will be 60% or 40% with a pretty strong accuracy (generated from a counter 3 period H and 2 L or vice versa).
These values of Duty-Cycle are the limits reported on the datasheet, they tested the device on the EVM without any problem, but wanted a further confirmation if in the real board could appear some lock issues or malfunctions.
Please let me know if from your side some problem can appear.
Thanks in advance
Matteo
Matteo
Is there a specific concern with the duty cycle?
I would make sure keep the ratio of TCLK and REFCLK to be min of 0.95 and max of 1.05.
In this case, with both TCLK and REFCLK derived from the same FPGA CLK so the ratio is 1, then I do not see an issue here.
Thanks
David