Background:
- I have a DP83620 with the FX_EN_Z input strapped low for operating in 100BASE-FX mode.
- The PHY is connected to an optical transceiver.
- For normal operations, all works as expected with no problems.
Observed Issue:
- If I enable internal loopback and keep the signal detect input high, my loopback test passes.
- If signal detect is low, the loopback test fails.
Questions:
- Is this the expected result by design?
- Are there any register settings I can adjust so that the loopback doesn't depend on the state of the signal detect input?
Related Posts I Found:
- internal-loopback-mode-of-dp83620: The OP asked about loopback while in fiber mode but the question was not answered.
- dp83620-loopback-question: Describes loopback operation in general.