This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello. We do research about compliance KR to XAUI. Our processor have KR output for 10Gb Ethernet. We developed board with TLK10232 PHY. TLK10232 have input as XAUI. My question is. Is it possible to use TLK10232 as transceiver? We give KR as input for TLK10232 and TLK10232 gives us KR on backplane side.
Many thanks. I understood what you write. Before that we test marvell 88x2222 (it works). In transmit path it accept (1000BASE-X or 2000BASE-X or 10GBASE-R or 10GBASE-X2 or 10GBASE-X4) and serialized into high speed link of 10GBASE-KR. We noticed that XAUI and KR pin to pin compatible. They have the same 8b/10b coding. We decided to check compatibility XAUI and KR or XAUI and KX4. If it is not possible can you explain why in more details. Many Thanks.
In data sheet I found that TLK10232 can work in 3 modes. It can be used as a XAUI
to 10GBASE-KR transceiver, as a general-purpose 8b/10b multi-rate 4:1, 2:1, or 1:1 serializer/deserializer,
or can be used in 1G-KX mode.
XAUI to 10GBASE-KR transceiver it is clear for me.
Can you explain 2 last usages.
Luis, many thanks. Can you explain for me.
KX4 is this the same 10GBase-X4. I read about 10GBase-X4, but it is not clear are this the same as KX4.
We try to give KX4 as input for TLK10232. As I understood it is possible to use TLK10232 as transceiver in 10G General Purpose mode (4:1, 2:1, 1:1). Is it right?
Hi, Luis!
We have some questions.
We configured our phy in KX4 mode, and check it with other transceiver. Rx link up is Ok.
Now we configured TLK10232 next way:
1. ST is pulled to 0
2. MODE_SEL is pulled to 1.
(As I understood from data sheet this configured TLK10232 in 10G mode)
3. 0x1E.0001 bit 14, 13 and 12 is set to 1. Doing this we enabling link training and 1 to 1 mode on transmit/receive channel
For testing link up we plug next loop back module in sfp.
What else I have to check?
Do I have enable loop back in TLK10232 in registers?
We enabled loop back in 0x1E.000B (LOOPBACK_TP_CONTORL) bit 3 and 0 we set to 1.
We have JTAG from TLK10232 on board how we can use it for debug?
Luis, I tried to configure serdes but without results.
My question is what the best practice to configure correctly serdes?
I have some more questions.
I read document "10GBASE-KR Link Optimization with TLK10034 and
TLK10232" by Markus Zehendner. I decided to test LS and HS loop backs. But as I understand I got bad result. I tried to use PRBSEN pin to test LS/HS link using loopback. I was checking PMA_STATUS_1 bit 2, on device 0x07 AN_STATUS bit 2 but they are set to 0. Have I tune serdes params to test LS/HS loopback? What i should done to correctly test it. I created the app to tune TLK10232 by mdio.