• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 2 answers
  • Subscribers 33 subscribers
  • Views 561 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DS90UB953-Q1: Image data latency

DS90UB953-Q1: Image data latency

Laud Laudencia
Prodigy 200 points
Part Number: DS90UB953-Q1

Hi,

I received a response from Casey about the latency from csi input of 953 to CSI output of 960 to be upto 2 lines. an additional question about this is if this 2 lines is fixed for any given length of POC cable (2m, 10m, 15m)? Or will there be any delay computation factoring the POC cable length and FC clock speed?

I'm also wondering possible effects of ambient temperature to signal latency. Are there any application notes i can refer to?

Thanks for the response!

Regards,

Laud...

  • 0
    TI__Mastermind 30515 points

    Hi Laud,

    Yes, the latency between UB953 and UB960 is less than 2lines due to internal FIFO buffer design. Regarding the cable latency, one simple calculation formula is 1ns/5inchs (same transmission rate as light). For 2meters cable, the latency is <20ns, this can be ignored as one line is ~20us in most video transmission case. so generally we don't care for the cable latency and its variation.

    best regards,

    Steven

  • 0 in reply to Steven(Shenzhen) Shi
    Prodigy 200 points

    Hi Steven,

    Thanks for the input regarding the effect of cable length. It surely is negligible, but i'll still consider it in my presentation.

    With regards to the effect of the ambient temperature? does the 2lines latency due to FIFO buffer fixed throughout all of the device operating conditions?

    Regards,

    Laud...

  • 0 in reply to Laud Laudencia
    TI__Mastermind 30515 points

    Laud,

    the FIFO buffer latency is static and is the main contributor of total link latency. And the dynamic latency also mostly is due to digital circuit. The temp. impact on the latency can be ignored.

    best regards,

    Steven