TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select the crystal's ppm specification for an Ethernet system?

    Vikram Sharma
    Vikram Sharma
    Other Parts Discussed in Thread: DP83TC811 Ethernet data travels effectively from one MAC to another MAC with two Ethernet PHYs in between. Each of these 4 ICs can have their own reference clocks and crystal attached to each is the usual source of this…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867IR: DP83867 digital loopback fail, how to set MII and PCS loopback

    Richard Yang1
    Richard Yang1
    Part Number: DP83867IR Hi Team: Customer side need our help to find the root cause of DP83867 Communication failure issue from one failed board . could you please help to take a look at the attached , customer need to know How to enable MII and PCS…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] RGMII Timing - Align and Shift mode

    Gokul Koraganji
    Gokul Koraganji
    Definitions: TX_DATA[3:0], TX_CLK (naming of TI Ethernet PHYs) are transmitted by the MAC/(Repeater PHY) and RX_DATA[3:0], RX_CLK (naming of TI Ethernet PHYs) are transmitted by Ethernet PHY. S.No Mode Definition 1 PHY: RX Align…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB933-Q1: DS90UB933-Q1 and DS90UB913A-Q1 MODE Decode

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB933-Q1 Other Parts Discussed in Thread: DS90UB913A-Q1 , How do I determine if the DS90UB933-Q1 or DS90UB913A-Q1 device is operating in RAW10, RAW12LF, or RAW12HF through registers?
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Demystifying Surge Protection

    Matt Smith
    Matt Smith
    Please refer to the links below to access our content related to Demystifying Surge Protection: Videos https://training.ti.com/getting-started-interface-protection White paper https://www.ti.com/lit/pdf/slyy152
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD Fundamentals Training

    Matt Smith
    Matt Smith
    Please refer to the links below to access our ESD Fundamentals training: Videos https://training.ti.com/getting-started-interface-protection Blog Posts Part 1: https://e2e.ti.com/blogs_/b/powerhouse/posts/esd-fundamentals-part-1-what-is…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN65HVD63: What will happen if we use AISG2.0 device in AISG3.0 requirement system? 0 Locked

    332 views
    3 replies
    Latest over 1 year ago
    by Parker Dodson
  • Suggested Answer

    TCAN11623-Q1: PIN1 CUTTING SIZE 0 Locked

    246 views
    1 reply
    Latest over 1 year ago
    by Eric Hackett
  • Suggested Answer

    TLIN1029-Q1: Pspice model 0 Locked

    229 views
    1 reply
    Latest over 1 year ago
    by Eric Hackett
  • Answered

    [FAQ] TUSB8041A: Can USB hub be cascaded? 0 Locked

    567 views
    1 reply
    Latest over 1 year ago
    by Brian Zhou
  • Suggested Answer

    TCA9539: How can I add enable a gpio entender driver in Yocto linux for this part 0 Locked

    373 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    TUSB8020BEVM: Design Files Request 0 Locked

    203 views
    1 reply
    Latest over 1 year ago
    by Brian Zhou
  • Suggested Answer

    TCA6416A: Undershoot 0 Locked

    331 views
    1 reply
    Latest over 1 year ago
    by Tyler Townsend
  • Answered

    TRS3223-Q1: Schematic Review Request 0 Locked

    309 views
    2 replies
    Latest over 1 year ago
    by Kenneth Lee
  • Answered

    DP83TD510E-EVM: AN (MMD7) registers return zero value 0 Locked

    462 views
    4 replies
    Latest over 1 year ago
    by Eelco Simonse
  • Answered

    DP83TC812R-Q1: In sleep mode, is it required to turn off all power supplies to DP83TC812R-Q1 except VSLEEP pin? 0 Locked

    357 views
    4 replies
    Latest over 1 year ago
    by Melissa Chang
  • Not Answered

    DS90UB948-Q1: DS90UB948 entering the Linux kernel to work after bootloader, the first byte read is correct, and the second byte read fails and reset. 0 Locked

    227 views
    1 reply
    Latest over 1 year ago
    by Fadi Abdulhameed
  • Suggested Answer

    PCA9546A: Clarification on MUX 0 Locked

    233 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Not Answered

    TCAN1043A-Q1: TCAN1043 IC Operation 0 Locked

    275 views
    1 reply
    Latest over 1 year ago
    by Sean Guo
  • Answered

    SN65DSI86: Tvcc_ramp is about 0.1ms, any risks 0 Locked

    229 views
    1 reply
    Latest over 1 year ago
    by Vishesh Pithadiya
  • Answered

    DP83867IR: What is the min max values Internal pullup and pulldown resistors 0 Locked

    360 views
    6 replies
    Latest over 1 year ago
    by William Weishaupt
  • Answered

    LMH0341: Yes 0 Locked

    220 views
    1 reply
    Latest over 1 year ago
    by Nasser Mohammadi
  • Suggested Answer

    TFP410: TFP410 - Internally deterministic? Use two in pararlel for dual-link DVI? 0 Locked

    397 views
    3 replies
    Latest over 1 year ago
    by David (ASIC) Liu
  • Suggested Answer

    LMH0070: LMH0070SQE/NOPB 0 Locked

    243 views
    1 reply
    Latest over 1 year ago
    by Nasser Mohammadi
  • Answered

    DS90UB954-Q1: How to configure for Eye pattern test using CMLOUT? 0 Locked

    699 views
    5 replies
    Latest over 1 year ago
    by Hamzeh Jaradat
  • Answered

    DP83TG720R-Q1: DP83TG720RWRHATQ1 0 Locked

    287 views
    4 replies
    Latest over 1 year ago
    by Mehdi Noroozi
<>