TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    THVD1454: THVD1454DRCR and THVD1454DRCR.A 0 Locked

    139 views
    1 reply
    Latest 7 months ago
    by BOBBY
  • Suggested Answer

    TUSB4020BI: I2S speed on USB hub 0 Locked

    137 views
    1 reply
    Latest 7 months ago
    by Brian Zhou
  • Suggested Answer

    TUSB8041: Need Part status, YTEOL, LTB DATE. 0 Locked

    136 views
    1 reply
    Latest 7 months ago
    by Brian Zhou
  • Suggested Answer

    DP83826AI: Impedance control for DP83826A signal 0 Locked

    147 views
    1 reply
    Latest 7 months ago
    by J
  • Answered

    DS26C31T: how much is ESD(HBM) tolerance 0 Locked

    185 views
    2 replies
    Latest 7 months ago
    by Kazuhiko Hirano
  • Answered

    DS26C32AT: Alternative device having higher ESD(HBM) tolerance 0 Locked

    127 views
    2 replies
    Latest 7 months ago
    by Kazuhiko Hirano
  • Not Answered

    TXU0304: TXU0304 Recommended input level when disconnecting supply 0 Locked

    135 views
    2 replies
    Latest 7 months ago
    by Joshua Salinas
  • Suggested Answer

    DS250DF230: Need an assistance for helping the Eye capture 0 Locked

    198 views
    1 reply
    Latest 7 months ago
    by Charles
  • Answered

    DS320PR410: schematic review 0 Locked

    265 views
    5 replies
    Latest 7 months ago
    by Charles
  • Suggested Answer

    SN75LVPE5412: SN75LVPE5412 setting question 0 Locked

    306 views
    5 replies
    Latest 7 months ago
    by Charles
  • Answered

    AM26C31: AM26C31QDRG4 is AEC-Q100 Certified? 0 Locked

    169 views
    2 replies
    Latest 7 months ago
    by Yuto Kitamura
  • Suggested Answer

    TLK10034: need schematic of TLK10034EVM 0 Locked

    160 views
    3 replies
    Latest 7 months ago
    by Charles
  • Suggested Answer

    SN65HVD33: Do SN65HVD33 and SN65HVD30 share a die? 0 Locked

    138 views
    1 reply
    Latest 7 months ago
    by Ethan Sempsrott
  • Not Answered

    ESD321: waveform characteristics 0 Locked

    144 views
    2 replies
    Latest 7 months ago
    by Bryan Rodriguez de San Miguel
  • Not Answered

    DS90UB964-Q1: How to configure the register to output eye diagram on CML. 0 Locked

    132 views
    1 reply
    Latest 7 months ago
    by Ethan Woods
  • Suggested Answer

    ESD451: Replacement IC recommendation (ESD Diode) 0 Locked

    168 views
    1 reply
    Latest 7 months ago
    by Bryan Rodriguez de San Miguel
  • Suggested Answer

    ESD321: Junction Temperature 0 Locked

    113 views
    1 reply
    Latest 7 months ago
    by Bryan Rodriguez de San Miguel
  • Not Answered

    DP83867IR: DP83867 Config and Hardstrap Issue 0 Locked

    171 views
    3 replies
    Latest 7 months ago
    by Gerome Cacho
  • Suggested Answer

    DS90UB947-Q1: Power-up sequence requirements between the serializer DS90UB947-Q1 and the deserializer DS90UB948-Q1 0 Locked

    248 views
    1 reply
    Latest 7 months ago
    by Miguel Bolante
  • Answered

    DS90UB635-Q1: Keep the 4x CSI Lane Hardware connection between DS90UB635 and TDA4VL SoC, But only use 1/2 CSI-2 Lane of them. 0 Locked

    181 views
    3 replies
    Latest 7 months ago
    by Zoe Bison
<>