TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    TCAN4550: Unable to receive XID data frame, work pretty well with SID data frames 0 Locked

    309 views
    1 reply
    Latest over 4 years ago
    by Eric Schott1
  • Suggested Answer

    DS280DF810: DS280DF810 and SigCon Architect v3.0 0 Locked

    303 views
    3 replies
    Latest over 4 years ago
    by Rodrigo Natal
  • Not Answered

    DP83822I: Wrong voltage detection for AVDDIO and AVDD 0 Locked

    448 views
    11 replies
    Latest over 4 years ago
    by Lucas Wolter
  • Not Answered

    TLIN1021-Q1: Searching TI solution 0 Locked

    170 views
    1 reply
    Latest over 4 years ago
    by Chris Ayoub
  • Not Answered

    PCA9536: thermal junction data 0 Locked

    179 views
    1 reply
    Latest over 4 years ago
    by Chris Ayoub
  • Suggested Answer

    TPS25740: The reference design of the Flyback with PD3.0 solution 0 Locked

    370 views
    1 reply
    Latest over 4 years ago
    by Chuck Branch
  • Answered

    TPS65994AD: TPS65994AD UFP and DRP Ports 0 Locked

    279 views
    1 reply
    Latest over 4 years ago
    by Chuck Branch
  • Suggested Answer

    TPS65994AD: EEPROM list for TPS65994 0 Locked

    325 views
    1 reply
    Latest over 4 years ago
    by Chuck Branch
  • Suggested Answer

    DP83848VYB: 【ASAP】Difference between DP83848IVV/NOPB and DP83848VYB/NOPB 0 Locked

    540 views
    3 replies
    Latest over 4 years ago
    by Joe Vanacore
  • Not Answered

    DS90UB913A-Q1: LV/Pixel Clock Timing Issue 0 Locked

    137 views
    1 reply
    Latest over 4 years ago
    by Nicholas Darash
  • Suggested Answer

    #SN74CB3Q3305PWRG4 and #TXS0102DCTR 0 Locked

    88 views
    1 reply
    Latest over 4 years ago
    by Bryan Marshall
  • Suggested Answer

    DS125RT410: Schematics review and some questions... 0 Locked

    461 views
    9 replies
    Latest over 4 years ago
    by Kia Rahbar
  • Suggested Answer

    DS250DF410: BSDL File 0 Locked

    298 views
    1 reply
    Latest over 4 years ago
    by Kia Rahbar
  • Suggested Answer

    DS90UB962-Q1: questions about Port 0 / 1/2/3 use 0 Locked

    249 views
    4 replies
    Latest over 4 years ago
    by Justin Phan
  • Suggested Answer

    DS110DF111: Layout : coupling capacitors placement 0 Locked

    316 views
    1 reply
    Latest over 4 years ago
    by Kia Rahbar
  • Not Answered

    THVD1450: RS485 interface for 1m cable 0 Locked

    237 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Suggested Answer

    TPS65982DMC: No Voltage output for Ball number: E1 & Ball name: LDO_BMC 0 Locked

    187 views
    3 replies
    Latest over 4 years ago
    by Chuck Branch
  • Answered

    TPD4E1U06: ESD protection support for 1G(1000baseT) Ethernet 0 Locked

    693 views
    1 reply
    Latest over 4 years ago
    by Matt Smith
  • Suggested Answer

    TFP401: TFP401 ODCK and data phase confirm 0 Locked

    350 views
    6 replies
    Latest over 4 years ago
    by David (ASIC) Liu
  • Answered

    TPD1E05U06: PESD5V0X2UAM Cross 0 Locked

    286 views
    1 reply
    Latest over 4 years ago
    by Matt Smith
<>