TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN65C1168E: Output impedance of driver 0 Locked

    182 views
    1 reply
    Latest over 5 years ago
    by Hao L
  • Answered

    DP83825I: SMI read problem, every tenth read got answer 0 Locked

    254 views
    2 replies
    Latest over 5 years ago
    by Cecilia Reyes
  • Not Answered

    DS91M040: Signal Amplitude 0 Locked

    167 views
    2 replies
    Latest over 5 years ago
    by Takashi Onawa
  • Not Answered

    DS90UB960-Q1: DS90UB960-Q1, frame sync error, stream time out 0 Locked

    669 views
    11 replies
    Latest over 5 years ago
    by Carrie Kemmet
  • Suggested Answer

    DP83867CS: Auto negotiation and configuration resister 0 Locked

    318 views
    3 replies
    Latest over 5 years ago
    by Geet Modi
  • Answered

    DP83TC811EVM MII Interface Connection 0 Locked

    575 views
    7 replies
    Latest over 5 years ago
    by Teik Hooi Teoh
  • Suggested Answer

    DS99R421-Q1: Eye Diagram 0 Locked

    316 views
    1 reply
    Latest over 5 years ago
    by Michael.Walker
  • Suggested Answer

    DS90UB948-Q1: testing method by using keysight Oscilloscope 0 Locked

    200 views
    1 reply
    Latest over 5 years ago
    by Charley Cai
  • Suggested Answer

    DS110DF410EVM: Cannot access board across USB 0 Locked

    359 views
    5 replies
    Latest over 5 years ago
    by Rodrigo Natal
  • Suggested Answer

    DS110DF111: Can this CDR be designed for optical module with Electronic Dispersion Compensation(EDC)? 0 Locked

    369 views
    1 reply
    Latest over 5 years ago
    by Lee Sledjeski
  • Suggested Answer

    DS125DF1610: DS125DF1610 for 10G SFI 0 Locked

    399 views
    3 replies
    Latest over 5 years ago
    by Lee Sledjeski
  • Suggested Answer

    DS125DF410: support programming EEPROM 0 Locked

    268 views
    1 reply
    Latest over 5 years ago
    by Lee Sledjeski
  • Suggested Answer

    DS90UB941AS-Q1: Pattern mode: what is the function of VCOM 0 Locked

    215 views
    1 reply
    Latest over 5 years ago
    by Aaron Heng
  • Suggested Answer

    TUSB8041: Abnormal chip startup 0 Locked

    537 views
    7 replies
    Latest over 5 years ago
    by Malik Barton57
  • Suggested Answer

    TUSB211:Help to decode the binary date code 0 Locked

    743 views
    4 replies
    Latest over 5 years ago
    by Malik Barton57
  • Not Answered

    TUSB8041: TUSB8041 cannot recognize the USB flash drive 0 Locked

    303 views
    3 replies
    Latest over 5 years ago
    by Malik Barton57
  • Answered

    TUSB9261-Q1: Question about maximum Tj value 0 Locked

    183 views
    1 reply
    Latest over 5 years ago
    by Malik Barton57
  • Not Answered

    DS90UB949-Q1: I2S and GPIO conflict 0 Locked

    442 views
    7 replies
    Latest over 5 years ago
    by Bryan Kahler
  • Suggested Answer

    DS90UB914A-CXEVM: Poor eye diagram of 914A EVM... 0 Locked

    531 views
    5 replies
    Latest over 5 years ago
    by Sally Cheung95
  • Answered

    TPS65987D: Is it possible to query power related stats from the TPS65987D 0 Locked

    154 views
    3 replies
    Latest over 5 years ago
    by Prajith Cheerakkoda
<>