TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    HD3SS213: Bidirectional DP Signal Communication 0 Locked

    500 views
    2 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TUSB2077A: Cascode application 0 Locked

    437 views
    2 replies
    Latest over 2 years ago
    by Brian Zhou
  • Answered

    TPD1E05U06: Peak pulse rating when current flowing from GND to IO 0 Locked

    398 views
    1 reply
    Latest over 2 years ago
    by McKenzie Eaker
  • Suggested Answer

    DP83869HM: Query Regarding Configuration of DP83869Hm Ethernet PHY Using MDIO USB Tool 0 Locked

    881 views
    6 replies
    Latest over 2 years ago
    by Charles Tsai
  • Answered

    DS90UB954-Q1: DS90UB954-Q1 CSI-2 output has good data but no clock 0 Locked

    365 views
    1 reply
    Latest over 2 years ago
    by Bart Meeuwissen
  • Answered

    DS160PR410: I can not write register by USB2ANY and SIGCON ARCHTECT 3.0 0 Locked

    496 views
    4 replies
    Latest over 2 years ago
    by youhei sakashita
  • Suggested Answer

    DP83867IR: Drop-in replacement 0 Locked

    648 views
    3 replies
    Latest over 2 years ago
    by Alvaro (Al-vuh-roe) Reyes
  • Suggested Answer

    DP83825I: Configuring pin_4 (LED0) as gpio 0 Locked

    328 views
    2 replies
    Latest over 2 years ago
    by Alvaro (Al-vuh-roe) Reyes
  • Suggested Answer

    DP83867E: DP83867E Tech info 0 Locked

    439 views
    1 reply
    Latest over 2 years ago
    by Alvaro (Al-vuh-roe) Reyes
  • Not Answered

    DP83869HM: No Ping and No Data Communication But PHY is able to auto Negotiate 0 Locked

    411 views
    1 reply
    Latest over 2 years ago
    by Alvaro (Al-vuh-roe) Reyes
  • Answered

    DP83826E: Changing and Retrieving MAC Address 0 Locked

    526 views
    2 replies
    Latest over 2 years ago
    by Masashi Suzuki
  • Answered

    DS320PR1601: eye diagram test fail 0 Locked

    867 views
    7 replies
    Latest over 2 years ago
    by David Waier
  • Suggested Answer

    TUSB8020B-Q1: #TUSB8020B #Not detected #Power issue 0 Locked

    533 views
    2 replies
    Latest over 2 years ago
    by Brian Zhou
  • Suggested Answer

    SN65DSI86: Interfacing between low resolution processor with high resolution screen 0 Locked

    536 views
    5 replies
    Latest over 2 years ago
    by Vishesh Pithadiya
  • Not Answered

    TCAN1465-Q1: CAN message: Cyclic vs Cyclic On Change 0 Locked

    835 views
    1 reply
    Latest over 2 years ago
    by Eric Hackett
  • Answered

    DS90UB929-Q1: AV mute solution 0 Locked

    1719 views
    22 replies
    Latest over 2 years ago
    by Ikram Haque
  • Suggested Answer

    DS90C187: Datasheet clarification 0 Locked

    603 views
    2 replies
    Latest over 2 years ago
    by Jonathan Navor
  • Answered

    SN65HVD10: Temperature ratings of Q and non-Q version 0 Locked

    537 views
    4 replies
    Latest over 2 years ago
    by Jason Nguyen
  • Answered

    SN65LBC180: Voltage spike during transmit to receive transition 0 Locked

    1472 views
    21 replies
    Latest over 2 years ago
    by BOBBY
  • Suggested Answer

    SN65DSI86: Question about SN65DSI86 0 Locked

    1242 views
    13 replies
    Latest over 2 years ago
    by Vishesh Pithadiya
<>