This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] If the OE pin is asserted to maintain Hi-Z at the IO, will it disconnect the internal pull-up resistors in TXS devices?

FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ

Yes, the internal pull-up resistors are disconnected once OE is asserted(to enable High impedance on the IO ports)

Additionally, if the device supports Vcc isolation feature (Ioff), with any one of the supplies is at ground, regardless of the state of the OE pin, all of the I/O ports will be in a high impedance state and the internal pull-ups will be disabled.