TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Logic

Logic

Logic forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] Can TXG support IEC-ESD for offboard connections

    Joshua Salinas
    Joshua Salinas
    FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ TXG devices (both push-pull and open-drain) cannot support any level of IEC-ESD. However, IEC-ESD can still be achieved by using a protection device like the ESDS30x product…
    • 19 hours ago
    • Logic
    • Logic forum
  • [FAQ] How far apart can the two systems be with TXG I2C devices?

    Joshua Salinas
    Joshua Salinas
    Other Parts Discussed in Thread: TXG8122-Q1 Since the I2C protocol limits the allowable bus capacitance to 400pF (for Standard and Fast Mode) or 550pF (for Fast Mode+), similar requirements will need to be implemented on the TXG8122-Q1. There are…
    • 20 hours ago
    • Logic
    • Logic forum
  • [FAQ] Will TXG QFN packages support wettable flank?

    Joshua Salinas
    Joshua Salinas
    FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ At the moment TXG QFN packages do not support wettable flanks. However, we are working towards supporting wettable flank packages once products are fully released. The QFN…
    • 20 hours ago
    • Logic
    • Logic forum
  • [FAQ] What is the leakage between 2 grounds?

    Joshua Salinas
    Joshua Salinas
    Other Parts Discussed in Thread: TXG1041 FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ The leakage between two grounds can be found under the Electrical Characteristics section in the datasheet. Using the TXG1041 datasheet…
    • 20 hours ago
    • Logic
    • Logic forum
  • [FAQ] Can TXG be used as a simple level translator / buffer?

    Joshua Salinas
    Joshua Salinas
    FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ The TXG product family can be used as a regular level translator (VCCA > VCCB or VCCA < VCCB) or in a buffer configuration (VCCA = VCCB). If a user doesn’t need ground shifting…
    • 20 hours ago
    • Logic
    • Logic forum
  • [FAQ] What is the maximum trace length ground-level translators can drive?

    Joshua Salinas
    Joshua Salinas
    FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ The maximum trace length that ground-level translators (as well as logic devices) can drive is 60 mm. This is a safe trace length for most devices to drive across the majority…
    • 1 month ago
    • Logic
    • Logic forum
  • [FAQ] Is DC ground shifting possible when both supplies are connected together?

    Joshua Salinas
    Joshua Salinas
    FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ To use the ground shift capability, voltage supplies need to be isolated and fall within the recommended operating conditions. Let’s use the figure above as an example…
    • 1 month ago
    • Logic
    • Logic forum
  • [FAQ] Can I generate a negative PWM signal from a positive PWM signal?

    Joshua Salinas
    Joshua Salinas
    Other Parts Discussed in Thread: TXG8041 FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ A negative signal can be generated from ground-level translators as long as the user’s system has a negative supply rail. To prevent…
    • 1 month ago
    • Logic
    • Logic forum
  • [FAQ] Ground-Level Translators

    Joshua Salinas
    Joshua Salinas
    FAQ: Logic and Voltage Translation > > Current FAQ [FAQ] What are the differences between Ground-Level Translators and Digital Isolators? [FAQ] Can I generate a negative PWM signal from a positive PWM signal? [FAQ] Is DC ground shifting possible…
    • 1 month ago
    • Logic
    • Logic forum
  • [FAQ] What are the differences between Ground-Level Translators and Digital Isolators?

    Joshua Salinas
    Joshua Salinas
    FAQ: Logic and Voltage Translation > Ground-Level Translators >> Current FAQ Ground-Level Translators Digital Isolators GNDA to GNDB Difference 80V 3kVrms Galvanic Barrier No Yes GNDA to GNDB Leakage (VCC to GND…
    • 1 month ago
    • Logic
    • Logic forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN74LVC1G123: Output pulse duration 0 Locked

    339 views
    1 reply
    Latest over 1 year ago
    by Malcolm Lyn
  • Answered

    TXS0108E: Logic forum 0 Locked

    316 views
    2 replies
    Latest over 1 year ago
    by Zhang Liang
  • Answered

    SN74AVC8T245: ψJT Junction-to-top characterization parameter 0 Locked

    350 views
    3 replies
    Latest over 1 year ago
    by Michael Ikwuyum
  • Suggested Answer

    SN74LS266: MY01 Wabtec || checking for temperature screening 0 Locked

    203 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    SN74LVC1G17: Iin actual max current 0 Locked

    258 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    SN74LVC3G07-EP: SN74LVC3G07-EP 0 Locked

    377 views
    4 replies
    Latest over 1 year ago
    by Giselle Ventura
  • Suggested Answer

    CD74HC393: esd 0 Locked

    274 views
    3 replies
    Latest over 1 year ago
    by Malcolm Lyn
  • Suggested Answer

    SN74LVC1G08: EMC Characterizations report 0 Locked

    304 views
    1 reply
    Latest over 1 year ago
    by Malcolm Lyn
  • Answered

    CD4015B: Not getting the expected outputs for the given Clock and Data inputs 0 Locked

    354 views
    5 replies
    Latest over 1 year ago
    by Malcolm Lyn
  • Suggested Answer

    TXB0104-Q1: SN74AHC125QPWRQ1, TXB0104-Q1, TXB0108-Q1, TXU0304QPWRQ1 0 Locked

    320 views
    2 replies
    Latest over 1 year ago
    by Owen Westfall
  • Suggested Answer

    SN74LV244A: spiking on output rising edge 0 Locked

    270 views
    3 replies
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    SN74AHC00: Pin Configuration 0 Locked

    637 views
    6 replies
    Latest over 1 year ago
    by Albert Xu1
  • Suggested Answer

    SN74LXC2T45: input leakage current 0 Locked

    460 views
    3 replies
    Latest over 1 year ago
    by Michael Ikwuyum
  • Answered

    SN74LVC1G00: SN74LVC1G07DCKR 0 Locked

    258 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Suggested Answer

    SN74LVC244A: enhance driving output capability in SN74LVC244APWR IBIS model 0 Locked

    306 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Suggested Answer

    SN74LVC1G08: sink current capability 0 Locked

    327 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Suggested Answer

    SN74LVC32A-Q1: SN74LVC32A-Q1 0 Locked

    302 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    LSF0108: for UART SPI I2S? 0 Locked

    660 views
    6 replies
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    SN74LVCH16T245: Correct way to interface an open drain interrupt to a bus-hold input (not recommended is different than not forbidden) 0 Locked

    621 views
    2 replies
    Latest over 1 year ago
    by Clemens Ladisch
  • Suggested Answer

    LSF0108-Q1: Design Support 0 Locked

    412 views
    2 replies
    Latest over 1 year ago
    by Jack Guan
<>