TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Logic

Logic

Logic forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] Why is there a voltage offset at the input of the SN74AXCxTxxx device?

    Dylan Hubbard
    Dylan Hubbard
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ The AXC family of Voltage Translators have built in dynamic pull-downs at the I/O. These pull-downs assist with with the glitch free power sequencing feature included in this…
    • over 3 years ago
    • Logic
    • Logic forum
  • [FAQ] Do I still need pull-up/pull-down resistors with bus-hold circuitry?

    Albert Xu1
    Albert Xu1
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ Short answer: External pull-up/down resistors are not recommended for devices with bus-hold circuitry. Explanation: A pull-up or pull-down resistor will create a voltage-divider…
    • over 3 years ago
    • Logic
    • Logic forum
  • [FAQ] Why are the TXS01xx VIH/VIL specifications so stringent?

    Dylan Hubbard
    Dylan Hubbard
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ TXS family translators utilize a FET-based architecture with an N-channel pass-gate transistor used to open and close the connection between the A-port and B-port. The FET connects…
    • over 3 years ago
    • Logic
    • Logic forum
  • [FAQ] [H] Frequently Asked Questions: Logic and Voltage Translation

    Michael J Schultis
    Michael J Schultis
    Select this link to see answers to common questions, detailed use case implementations, and part recommendations for logic and voltage translation devices. . Top Logic and Voltage Translation FAQs - All-Time How does a slow or floating input affect…
    • Answered
    • over 3 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the typical delay of a logic device in a particular logic family?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Timing Parameters >> Current FAQ Delays vary from device to device, however a general idea of delay can be shown graphically: Two things to note from the above graphic (1) Delay always increases as the supply…
    • over 4 years ago
    • Logic
    • Logic forum
  • [FAQ] Where can I get a CAD symbol, soldering footprint, or 3D model for my device?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Quality and Manufacturing >> Current FAQ TI utilizes the Ultra Librarian software to provide symbols, footprints, and 3D models for our devices. In the product folder for your selected device, scroll down and select…
    • over 4 years ago
    • Logic
    • Logic forum
  • [FAQ] How do I set up a TI.com device re-stock notification?

    Sebastian Muriel
    Sebastian Muriel
    FAQ: Logic and Voltage Translation > Quality and Manufacturing >> Current FAQ 1. Search for the desired device in the TI store . 2. Click on the device and select the Ordering & Quality link. 3. Select the Notify me when available link. 4…
    • over 4 years ago
    • Logic
    • Logic forum
  • [FAQ] What are the performance specifications of the HCS logic family at 3.3V operation?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ This question comes up fairly often because the HCS logic family is specified only at 2V, 4.5V, and 6V. The following min / max values are interpolated from the datasheet tables…
    • over 4 years ago
    • Logic
    • Logic forum
  • [FAQ] How do I select a bypass capacitor for a CMOS logic device?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74LVC1G08 , SN74LVC16244A FAQ: Logic and Voltage Translation > Power and Thermals >> Current FAQ For the short answer - use a 0.1uF for single supply logic devices like the SN74LVC1G08, or a 0.022uF capacitor for each…
    • over 4 years ago
    • Logic
    • Logic forum
  • [FAQ] What's the difference between logic output types (push-pull, open-drain, 3-state)?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Output Parameters >> Current FAQ Push-Pull Output A push-pull output can source current in the high state or sink current in the low state. In modern CMOS devices, the most common configuration for a push-pull…
    • over 4 years ago
    • Logic
    • Logic forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    SN74VMEH22501: ringing in simulation 0 Locked

    345 views
    4 replies
    Latest over 4 years ago
    by Michael T Schneider
  • Suggested Answer

    SN74AHCT244: SN74AHCT244MDWREP 0 Locked

    380 views
    2 replies
    Latest over 4 years ago
    by Aaron Spaete
  • Suggested Answer

    SN54HC04: Parameter Measurement Information 0 Locked

    211 views
    1 reply
    Latest over 4 years ago
    by Emrys Maier
  • Suggested Answer

    SN74LS32: SN74LS32DBR ESD(HBM)SPEC 0 Locked

    335 views
    3 replies
    Latest over 4 years ago
    by Chad Crosby
  • Answered

    We cannot process your order at this time due to corporate policy restriction cp6 0 Locked

    504 views
    3 replies
    Latest over 4 years ago
    by LeonardEllis
  • Suggested Answer

    SN74ABT541B: 125degree, SOIC package 0 Locked

    384 views
    3 replies
    Latest over 4 years ago
    by Chad Crosby
  • Suggested Answer

    TXS0108E: Supports both I2C (open drain) and I2S (push/pull) 0 Locked

    1244 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Not Answered

    TXB0108: TXB0108电平转换器件在SPI链路使用中异常问题求助 0 Locked

    3249 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Not Answered

    TXS0108E-Q1: partial power operation 0 Locked

    504 views
    6 replies
    Latest over 4 years ago
    by Clemens Ladisch
  • Answered

    SN74LV14A: Connecting 10uF capacitor between input pin and GND 0 Locked

    302 views
    2 replies
    Latest over 4 years ago
    by Sadanori Kato
  • Answered

    LSF0204D: LSF0204DRGYR Exposed Pad 0 Locked

    302 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Answered

    CD4047B: Parasitic oscillation 0 Locked

    1396 views
    17 replies
    Latest over 4 years ago
    by Chad Crosby
  • Answered

    SN54HCT244-SP: Mechanical Dummy Package(s) for several CFP / Flatpack Packages 0 Locked

    2483 views
    6 replies
    Latest over 4 years ago
    by Tilman
  • Answered

    CD4069UB: Question about ESD for CD4069UBPWR 0 Locked

    343 views
    1 reply
    Latest over 4 years ago
    by Chad Crosby
  • Suggested Answer

    SN74LS273: D-Latch Using 3.3V VCC to control 5V outputs. 0 Locked

    869 views
    1 reply
    Latest over 4 years ago
    by Chad Crosby
  • Answered

    SN74AVC4T234: SN74AVC4T234 suffix - difference between ZSUR PKG and ZWAR 0 Locked

    573 views
    1 reply
    Latest over 4 years ago
    by Rami Mooti1
  • Suggested Answer

    SN74LVC244A: sn74lvc244a input signal slew rate limit 0 Locked

    465 views
    4 replies
    Latest over 4 years ago
    by Emrys Maier
  • Answered

    SN74AVC4T234: Is it possible to implement SN74AVC4T234ZWAR instead of SN74AVC4T234ZSUR? 0 Locked

    458 views
    1 reply
    Latest over 4 years ago
    by Chad Crosby
  • Answered

    SN74AVC8T245: power up/down sequence 0 Locked

    307 views
    3 replies
    Latest over 4 years ago
    by Dylan Hubbard
  • Suggested Answer

    SN74LV574A: Regarding IC operation 0 Locked

    1138 views
    16 replies
    Latest over 4 years ago
    by Clemens Ladisch
<>