TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Logic

Logic

Logic forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How does a monostable multivibrator (one shot) work?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Monostable Multivibrators >> Current FAQ The above functional block diagram shows generally how a monostable multivibrator (MMV, or one-shot) works. Not all of them have every part shown, but this is the most common…
    • over 5 years ago
    • Logic
    • Logic forum
  • [FAQ] What's the difference between TTL and 5V CMOS logic?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ It's very common for people to refer to "TTL logic" and to actually mean "5V logic" -- but how are they different? The key difference is in the input and output voltages. This graphic…
    • over 5 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the difference in timing between gates in the same device? How much skew is expected within a given logic device? What is the part-to-part skew?

    Karan Kotadia
    Karan Kotadia
    FAQ: Logic and Voltage Translation > Timing Parameters >> Current FAQ The difference in delay between the individual channels on an individual part is referred to as channel-to-channel skew or output skew. This is typically not covered as a datasheet…
    • over 5 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the difference between the SN74HCxx and the SN74HCxxA?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN7400 , SN74LS00 FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ The High-speed CMOS (HC) logic family was created as a direct replacement for older bipolar junction transistor based transistor…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What method is best used for estimating specification values between those given in the datasheet?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ The most common example of this question comes from the fact that Standard Logic devices are specified at 1.65V, 3V, and 4.5V, however most engineers use our devices at 1.8V, 3.3V…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] When will TI End of Life (EOL) or Obsolete a certain logic device?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Quality and Manufacturing >> Current FAQ TI's General Quality Guideline (page 7) describes our official policy on obsoleting a device. This policy is summarized below. TI's Product withdrawal/discontinuance process…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What are the power sequencing requirements for the translation device?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ Some of the TI translators have requirements during normal operation mode to have Vcca <= Vccb ( TXS/ TXB01xx) or Vrefb>= VrefA+0.8V(LSF). However, the TI translation devices do…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the difference between IOFF and VCC isolation? What are the conditions to guarantee it?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Logic Technology >> Current FAQ The I OFF specification guarantees the I/O ports are in high impedance whenever either one of the power supply is at pulled to ground (0V) or close to gnd(<100mV as specified for the…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What should be done with unused I/O pins of the level translator devices?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ For the TXB family, unused I/O ports are recommended to be tied to GND through a weak pulldown resistors (>=100kohm). For TXS devices, the internal 10kohm pull-ups resistors will…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] Why is there no PSpice model for a Monostable Multivibrator device?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74LVC1G123 FAQ: Logic and Voltage Translation > Monostable Multivibrators >> Current FAQ To make a long post short: MMVs cannot be directly simulated by PSpice because of their direct dependence on external components…
    • over 6 years ago
    • Logic
    • Logic forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN74LVCH16374A: SN74LVCH16374A propagation delay with respect to IBIS 0 Locked

    649 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Answered

    SN74AHC1G09: Output load capacitance 0 Locked

    1042 views
    6 replies
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    CD74HC74: Need IBIS model and minimum output transition times. 0 Locked

    909 views
    4 replies
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    SN74F163A: Logic Gate Symbol Confusion 0 Locked

    2022 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Answered

    SN74LVC16T245: current source/sink capabilities of each output pin 0 Locked

    693 views
    5 replies
    Latest over 7 years ago
    by Dylan Hubbard
  • Answered

    SN74LV1T04: output state during power off 0 Locked

    770 views
    3 replies
    Latest over 7 years ago
    by Shu-Cheng LIN
  • Answered

    TXB0104-Q1: Port A/B Output Current Capability 0 Locked

    578 views
    1 reply
    Latest over 7 years ago
    by ShreyasRao
  • Suggested Answer

    LSF0108: LSF0108 0 Locked

    2542 views
    5 replies
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    SN74ACT04: ESD ratings 0 Locked

    468 views
    1 reply
    Latest over 7 years ago
    by Dylan Hubbard
  • Answered

    SN74AUP2G125: SN74AUP2G125 IBIS model 0 Locked

    735 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Answered

    Pulse Width Detection Circuit 0 Locked

    2063 views
    5 replies
    Latest over 7 years ago
    by KC Xu
  • Answered

    SN74LV1T34: typical and max supply current draw 0 Locked

    707 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Answered

    TXS0104ED 0 Locked

    317 views
    1 reply
    Latest over 7 years ago
    by ShreyasRao
  • Suggested Answer

    SN74F86: SN74F86 0 Locked

    308 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    SN74LV123A-Q1: Quiescent current data 0 Locked

    652 views
    3 replies
    Latest over 7 years ago
    by Emrys Maier
  • Answered

    SN74AVC20T245: Propagation Delay Variance 0 Locked

    725 views
    2 replies
    Latest over 7 years ago
    by Eric Chen56
  • Suggested Answer

    SN74AUC1G17: Use on 24MHz clock buffer 0 Locked

    445 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Answered

    SN74AUP1G17: Frequency Limitations 0 Locked

    2658 views
    12 replies
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    CD4060B: Design Guidelines for Pierce oscillator section (fig. 13 of datasheet) 0 Locked

    1400 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    SN74AVC24T245: SN74AVC24T245 0 Locked

    666 views
    2 replies
    Latest over 7 years ago
    by ShreyasRao
<>