This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
I am using the TMS570LC4357 and I am trying to reconcile the Safety Features and Diagnostics listed in the "Safety Manual for TMS570LC4x Hercules ARM Safety MCUs" (SPNU540A) with the ESM Channels described in the datasheet for the TMS570LC4357 Hercules (SPNS195C).
------------------------------------------------------
Question 1
The "Safety Manual for TMS570LC4x Hercules ARM Safety MCUs" (SPNU540A) describes the following two safety features and diagnostics.
Primary Flash FLA2 Hard Error Cache and Livelock
Primary SRAM RAM2 Hard Error Cache and Livelock
Section 7.44 Flash Hard Error Cache and Livelock and section 7.104 Primary SRAM Hard Error Cache and Livelock both state that "Livelock is indicated via the ESM ... ".
The datasheet for the TMS570LC4357 Hercules (SPNS195C) section 6.19.2 ESM Channel Assignments lists the ESM error sources, their groups and channels in table 6-45.
It is not obvious to me which entry in the table corresponds to "Hard Error Cache and Livelock".
Can you tell me what ESM group and channel corresponds to "Hard Error Cache and Livelock"?
------------------------------------------------------
Question 2
The "Safety Manual for TMS570LC4x Hercules ARM Safety MCUs" (SPNU540A) describes the following safety feature and diagnostic.
System Control Module SYS4 Multi-Bit Keyed Self-Correctable High-Integrity Bits
Section 7.150 states that this diagnostic is "signaled through the ESM".
Can you tell me which ESM group and channel corresponds to "Multi-Bit Keyed Self-Correctable High-Integrity Bits"?
------------------------------------------------------
Question 3
The "Safety Manual for TMS570LC4x Hercules ARM Safety MCUs" (SPNU540A) describes the following safety feature and diagnostic.
Cortex-R5F Central Processing Unit (CPU) CPU12 ECC on Cache Memories
Table 4 states that this is an "ESM Error".
Can you tell me which ESM group and channel corresponds to CPU12 "ECC on Cache Memories"
Thank you.
Hi Andrew,
I have information about your question-1 and question-2, so first i will share that and later i will work on your question-3
Can you tell me what ESM group and channel corresponds to "Hard Error Cache and Livelock"?
It is ESM group 2 channel 16. Actually, it is shown as reserved bit in datasheet ESM table but actually it is corresponding to "Hard Error Cache and Livelock".
For more details you can refer below threads
Can you tell me which ESM group and channel corresponds to "Multi-Bit Keyed Self-Correctable High-Integrity Bits"?
The Register soft errors mentioned in datasheet are nothing but "Multi-Bit Keyed Self-Correctable High-Integrity Bits".
Actually, there are different types of High-Integrity Bits like DMA related, System related and L2FMC related, based on this we have 3 ESM channels dedicated to them and they are as below
DMA - Register Soft Error: ESM 1.88
L2FMC - Register Soft Error: ESM 1.89
SYS - Register Soft Error: ESM 1.90
For more details refer below threads:
--
Thanks & Regards,
Jagadish.
Hi Andrew,
I will discuss your Question-3 with internal team and get back to you. Please expect some delay in response.
--
Thanks & Regards,
Jagadish.
Hi Andrew,
Question 3
The "Safety Manual for TMS570LC4x Hercules ARM Safety MCUs" (SPNU540A) describes the following safety feature and diagnostic.
Cortex-R5F Central Processing Unit (CPU) CPU12 ECC on Cache Memories
ECC error in ICache and DCache generates abort.
By default, the cache ECC checking is disabled. the halcogen code (sys_startup.c) enables the cache and cache ECC checking, and also enables the abort for ECC error. please refer to ARM cortext-R5 TRM.
--
Thanks & Regards,
Jagadish.