• State Resolved
  • Locked Locked
  • Replies 6 replies
  • Subscribers 30 subscribers
  • Views 714 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Which ESM flag ?

Arriy
Expert 1720 points
Other Parts Discussed in Thread: TMS570LS3137

I'm reading "Safety Manual for TMS570LS31x and TMS570LS21x Hercules™ ARM®-Based Safety Critical Microcontrollers(SPNU511D)".

I have a question with RAM5:Primary SRAM Wrapper Redundant Address Decode.

Described "Any detected mismatch will be signaled to the ESM" in Safety Manual at 7.103.

I don't know which ESM flag is set when detected mismach.

Please tell me which channel of ESM flag is set when detected mismach by this safety function.

  • 0
    TI__Guru 59540 points

    Hello Arriy,

    The ESM channel mapping is in the datasheet for the TMS570LS3137. It can be downloaded from the product page (click on the part number hyperlink) or directly from this link:

    More directly:

  • 0 in reply to Chuck Davenport
    Expert 1720 points
    Hi,Chuck
    Thank you your answer.

    You said when an error is detected by the "RAM5:Primary SRAM Wrapper Redundant Address Decode", Group 2 Channel 10 and Group2 Channel12 ESM flags are set.
    I think, when error is detected by "FLA4:Address and Control Bus Parity",Group 2 Channel 10 and Group2 Channel12 ESM flags are set too.
    Above two safety mechanism are set same flag ?

    Best Regards
  • 0 in reply to Arriy
    TI__Guru 59540 points
    No. These are not the same mechanism and do not set the same flags in the ESM. FLA4 sets the Group 2 channel for flag "FMC - uncorrectable error (address parity on bus1 accesses)"

    The redundant address decode mechanism for SRAM and the Flash Address and Control Bus Parity mechanisms are completly different mechanisms. Also, the SRAM uses the B0TCM and B1TCM and the flash uses the ATCM interfaces to the R4F core which so the mechanisms for accessing RAM and Flash are also very different.
  • 0 in reply to Arriy
    TI__Guru 59540 points
    Arriy,

    I believe I highlighted the wrong ESM flags for RAM5. The group 2 channels 10 and 12 are for RAM4 not RAM5. I am confirming which flags would be used for RAM5 and will get back with you shortly.
  • 0 in reply to Arriy
    TI__Guru 59540 points
    To clarify, GP2.10 and GP2.12 are tied to RAM4. GP2.6 and GP2.8 are tied to RAM5. FLA4 is independent of the RAM error flags and is tied to GP2.4.
  • 0 in reply to Chuck Davenport
    Expert 1720 points
    Hi,Chuck.
    Thank you your answer.

    It became clear which ESM flag should be checked.

    Best Regards.