DRA785: QSPI timing query

Jingcheng ye

Intellectual 560 points

Part Number: DRA785

I found there is same min & Max timing limit value of td(SCLK-D1) , it seems can’t make sense.

over 4 years ago

0 Jingcheng ye over 4 years ago

Intellectual 560 points

One more concern for McSPI timing parameter: why separated SM6 but with the same MIN/MAX value?

0 kcastille over 4 years ago in reply to Jingcheng ye

TI__Guru 52002 points

Hello,

The first table is a typo. Min = -1-P, Max = 1-P.

The 2nd table is correct. At one point the values may have been different but the end result is that they are the same.

Regards,

Kyle

0 Jingcheng ye over 4 years ago in reply to kcastille

Intellectual 560 points

Hi Kyle

About Q9 td(SCLK-D1) in MODE 0 READ Sequence, the actually test result is similia with Q4 td(CS-SCLK) which can't meet the spec Min : -23.2ns , Max -21.2 ns. (P =22.2ns)

According the timing diagram , Q9 seems same with Q4, can you help double confirm my test result whether is fail from your view?

BR Jingcheng

Processors

Processors forum

DRA785: QSPI timing query