TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Processors

Processors

Processors forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] PROCESSOR-SDK-TDAX: How to change input display pipeline in the DSS M2M WB node?

    Brijesh Jadav
    Brijesh Jadav
    Part Number: PROCESSOR-SDK-TDAX The patches shared on below link adds support for DSS memory to memory path in the vision apps and TIOVX. These patches are also integrated SDK8.6. By default, this patch uses VIDL2 pipeline as input pipeline and WB pipeline…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: Process OpenVX Graph while simultaneously configuring a camera

    Nikhil Dasan
    Nikhil Dasan
    Part Number: TDA4VM How to configure a camera without affecting the OpenVX graph, while the single cam application graph is running
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM6442, AM6441, AM6422, AM6421, AM6412, AM6411 and AM2434, AM2432, AM2431 (ALV, ALX) Custom board hardware design – Queries regarding Crystal selection and clock specifications

    Lavanya M R
    Lavanya M R
    Part Number: AM6442 AM2432 AM6411 AM2431 AM6422 AM6412 AM6421 AM2434 AM6441 Other Parts Discussed in Thread: TMDS64EVM , , AM3352 , AM62A3-Q1 , AM62L , OMAP-L138 , AM62A7 Hi TI Experts, I have the below queries regarding the crystal selection. …
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM6442, AM6441, AM6422, AM6421, AM6412, AM6411 and AM2434, AM2432, AM2431 (ALV, ALX) Custom board hardware design – I2C interface

    Lavanya M R
    Lavanya M R
    Part Number: AM6442 Other Parts Discussed in Thread: AM62A7 , AM6412 , AM6422 , , AM2434 , SK-AM64B Hi TI Experts, I have the below queries regarding the I2C interface: Need information on the number of I2C interfaces available Termination of…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM623: Does AM62x support two 4GB DDR?

    Gibbs Shih
    Gibbs Shih
    Part Number: AM623 Hi, TI Partner Follow data sheet. it describe as below. DDR Subsystem (DDRSS) – Supports LPDDR4, DDR4 memory types – 16-Bit data bus with inline ECC – Supports speeds up to 1600 MT/s – Max addressable range • 8GBytes with DDR4…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] PROCESSOR-SDK-J721E: How to enable blending operation and two input video pipelines in DSS memory to memory path?

    Brijesh Jadav
    Brijesh Jadav
    Part Number: PROCESSOR-SDK-J721E DSS WB path can take input from the overlay manager output and overlay manager in the DSS can take input from two video pipelines and can blend the images and can send it out. In the current PSDKRA6.0, SDK supports only…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM623: SPI DATA MISO/MOSI usage for D0 / D1

    Martin Stelter
    Martin Stelter
    Part Number: AM623 SPI data pins are named as D0 and D1. Where can i find information about the usage regarding in/output or which one is MISO / MOSI?
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VL: RGMII not working on MAIN_CPSW2G in SDK 8.5 and SDK 8.6

    Tanmay Patil
    Tanmay Patil
    Part Number: TDA4VL I want to use RGMII on MAIN_CPSW2G of TDA4VL. The link is up, but I am not able to establish a communication. I can see that Rx is working but Tx is not working.
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] RPMsg: How to add multiple endpoints to a remote core running RTOS?

    Nick Saulnier
    Nick Saulnier
    I am using RPMsg to communicate from Linux with a remote core running RTOS (e.g., R5F or M4F). I want to define multiple RPMsg endpoints in my remote core software. How do I do that? . This FAQ applies to AM62x, AM62A, AM64x, AM65x, and probably other…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] TMS320C6678: DDR3 Read write test code (or) How to do DDR3 test on C6678 EVM or K2H EVM board ?

    Shankari G
    Shankari G
    Part Number: TMS320C6678 Other Parts Discussed in Thread: SYSBIOS Hi Please provide "DDR3 Read write test code" (or) How to do DDR3 test on C6678 EVM or K2H EVM board ?
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Threads 198359 Discussions
  • Answered

    How is a "system time unit" defined? 0 Locked

    2208 views
    2 replies
    Latest over 13 years ago
    by Martin Bober
  • Answered

    Weird Linker Warnings in CCS 5.2 0 Locked

    337 views
    3 replies
    Latest over 13 years ago
    by Walter Saegesser
  • Answered

    How do I know how many HDVICPs are enabled in DM8168? 0 Locked

    379 views
    1 reply
    Latest over 13 years ago
    by Pramod Kumar Swami
  • Suggested Answer

    cmd file for OMAP L137 0 Locked

    419 views
    1 reply
    Latest over 13 years ago
    by Rahul Prabhu
  • Suggested Answer

    How to make AER (DSP version) runnable from the ARM side on DM3730 0 Locked

    478 views
    2 replies
    Latest over 13 years ago
    by Jeff Zhang
  • Not Answered

    DDR3 termination value 0 Locked

    340 views
    1 reply
    Latest over 13 years ago
    by David Kronstein
  • Not Answered

    AM335x - HDLC 0 Locked

    641 views
    1 reply
    Latest over 13 years ago
    by Lawrence Ronk
  • Not Answered

    c6748 SOM SPI Flash Boot and JTAG prints/debug 0 Locked

    381 views
    1 reply
    Latest over 13 years ago
    by Rahul Prabhu
  • Answered

    IQMath Library not linking with CCS for DM6437 0 Locked

    497 views
    2 replies
    Latest over 13 years ago
    by GustavoL2
  • Answered

    THS8135 connction to DM8148 0 Locked

    573 views
    5 replies
    Latest over 13 years ago
    by Larry Taylor
  • Not Answered

    uPP DMA inactive when transfer start takes long time 0 Locked

    230 views
    0 replies
    Started over 13 years ago
    by Marcos Doblado
  • Not Answered

    6457 Srio capabilities 0 Locked

    494 views
    5 replies
    Latest over 13 years ago
    by tscheck
  • Not Answered

    For Am335x Does TI have a list of SPI devices that are known to be compatible with the processor’s boot mode? 0 Locked

    159 views
    0 replies
    Started over 13 years ago
    by Laurie Verboort
  • Not Answered

    MessageQ reuse help!!! 0 Locked

    380 views
    2 replies
    Latest over 13 years ago
    by Uday
  • Answered

    omap L138 TRM: Suspected typo in SPIBUF.RXEMPTY 0 Locked

    404 views
    2 replies
    Latest over 13 years ago
    by Paul Singh
  • Not Answered

    How can we perform C5535 interprocessor communication via SPI or I2C? 0 Locked

    387 views
    1 reply
    Latest over 13 years ago
    by Franklin Cooper
  • Answered

    a question about CPPI(2) 0 Locked

    319 views
    2 replies
    Latest over 13 years ago
    by Derek Brown
  • Answered

    c6747 SPI boot speed 0 Locked

    448 views
    1 reply
    Latest over 13 years ago
    by Rahul Prabhu
  • Not Answered

    PMU(Performance Monitoring Unit) on AM3871? 0 Locked

    226 views
    0 replies
    Started over 13 years ago
    by Devin Park
  • Not Answered

    UART0 failure in XIP mode 0 Locked

    159 views
    0 replies
    Started over 13 years ago
    by Devin Park
<>